Microprocessor instructions for performing polynomial arithmetic operations
First Claim
Patent Images
1. A hardware microprocessor that executes an instruction having one or more opcodes, wherein execution of the instruction causes the microprocessor to perform a polynomial arithmetic operation, comprising:
- a first register to store a first set of bits corresponding to coefficients of a binary representation of a first polynomial;
a second register to store a second set of bits corresponding to coefficients of a binary representation of a second polynomial;
a high-order result register to store a third set of bits corresponding to coefficients of a high-order portion of a binary representation of a third polynomial and a low-order result register to store a fourth set of bits corresponding to coefficients of a low-order portion of the binary representation of the third polynomial;
a shift register; and
logic configured to multiply the contents of the first and second registers using the shift register to obtain an intermediate value, and to add the contents of the high-order result register to a high-order portion of the intermediate value, and the contents of the low-order result register to a low-order portion of the intermediate value to obtain a result.
7 Assignments
0 Petitions
Accused Products
Abstract
Polynomial arithmetic instructions are provided in an instruction set architecture (ISA). A multiply-add-polynomial (MADDP) instruction and a multiply-polynomial (MULTP) instruction are provided.
223 Citations
55 Claims
-
1. A hardware microprocessor that executes an instruction having one or more opcodes, wherein execution of the instruction causes the microprocessor to perform a polynomial arithmetic operation, comprising:
-
a first register to store a first set of bits corresponding to coefficients of a binary representation of a first polynomial; a second register to store a second set of bits corresponding to coefficients of a binary representation of a second polynomial; a high-order result register to store a third set of bits corresponding to coefficients of a high-order portion of a binary representation of a third polynomial and a low-order result register to store a fourth set of bits corresponding to coefficients of a low-order portion of the binary representation of the third polynomial; a shift register; and logic configured to multiply the contents of the first and second registers using the shift register to obtain an intermediate value, and to add the contents of the high-order result register to a high-order portion of the intermediate value, and the contents of the low-order result register to a low-order portion of the intermediate value to obtain a result. - View Dependent Claims (2, 3, 4, 5, 6)
-
-
7. A method for performing polynomial arithmetic using an instruction, the method comprising:
-
storing in a first register a first set of bits corresponding to coefficients of a binary representation of a first polynomial; storing in a second register a second set of bits corresponding to coefficients of a binary representation of a second polynomial; receiving the instruction, the instruction including one or more opcodes identifying the instruction as an instruction for performing a polynomial arithmetic operation on polynomials represented by respective sets of binary polynomial coefficients multiplying the contents of the first and second registers using a shift register to obtain an intermediate value in response to receiving the instruction; adding the contents of a high-order result register having stored therein coefficients corresponding to a high-order portion of a binary representation of a third polynomial to a high-order portion of the intermediate value to obtain a high-order portion of the result; and adding the contents of a low-order result register having stored therein coefficients corresponding to a low-order portion of the binary representation of the third polynomial to a low-order portion of the intermediate value to obtain a low-order portion of the result. - View Dependent Claims (8, 9, 10, 11, 12)
-
-
13. A method for performing polynomial arithmetic in an encryption or decryption process, comprising:
-
storing in a first register a first set of bits corresponding to coefficients of a binary representation of a first polynomial; storing in a second register a second set of bits corresponding to coefficients of a binary representation of a second polynomial; multiplying the contents of the first and second registers using a shift register to obtain an intermediate value; adding the intermediate value to the contents of a high-order result register and a low-order result register to obtain a result, the result comprising a set of bits that corresponds to coefficients of a binary representation of a polynomial that results from the multiplying and adding; and reading the result for use in the encryption or decryption process. - View Dependent Claims (14, 15, 16, 17, 18)
-
-
19. A hardware microprocessor that executes one or more instructions for performing polynomial arithmetic, the microprocessor comprising:
-
an execution unit that processes a fetched instruction; and a polynomial arithmetic unit used by the execution unit in processing the fetched instruction if the fetched instruction is one of the one or more instructions for performing polynomial arithmetic on polynomials represented by respective sets of binary polynomial coefficients, wherein each set of binary polynomial coefficients includes one or more bits with each bit in the set representing a different term of one of the polynomials and wherein the polynomial arithmetic unit is configured to perform a binary polynomial multiplication-addition operation by performing a binary polynomial multiplication using a shift register to determine an intermediate result and adding the intermediate result to contents of a high-order result register and a low-order result register to generate a result polynomial represented by a result set of binary polynomial coefficients that includes one or more bits with each bit in the result set representing a different term of the result polynomial, wherein the fetched instruction comprises; an opcode identifying the fetched instruction as an instruction for performing the binary polynomial multiplication-addition operation, and two register identifiers associated with two respective registers of a register file that contain two respective polynomials, represented by respective sets of binary polynomial coefficients, multiplied in said binary polynomial multiplication. - View Dependent Claims (20, 21, 22, 23, 24)
-
-
25. A computer-readable medium that comprises at least one of a semiconductor, a magnetic medium, and an optical medium, and having computer-readable program code stored thereon for enabling a computer to multiply a first and second polynomial to create an intermediate value and add the intermediate value to a third polynomial, the computer-readable program code comprising:
-
first computer-readable program code for causing the computer to load each of two sets of binary polynomial coefficients representing the first and second respective polynomials into two respective registers of a register file, wherein each set of binary polynomial coefficients includes one or more bits with each bit in the set representing a different term of one of the first and second polynomials; second computer-readable program code including an instruction having; one or more opcodes identifying the instruction as an instruction for performing a polynomial arithmetic operation on the first and second polynomials; and two register identifiers specifying the two respective registers wherein execution of the instruction by the computer causes the computer to multiply the first and second polynomials using a shift register to produce the intermediate value, add the intermediate value to a third polynomial to produce a result polynomial represented by a result bit set having a set of bits corresponding to coefficients of a binary representation of the result polynomial, and to write high-order portion of the result bit set to the high-order result register, and a low-order portion of the result bit set to the low-order result register. - View Dependent Claims (26, 27, 28, 29)
-
-
30. A hardware microprocessor that executes an instruction having one or more opcodes, wherein execution of the instruction causes the microprocessor to perform a polynomial arithmetic operation-comprising:
-
a first register to store a first set of bits corresponding to coefficients of a binary representation of a first polynomial; a second register to store a second set of bits corresponding to coefficients of a binary representation of a second polynomial; a high-order result register to store coefficients corresponding to a high-order portion of a binary representation of a third polynomial and a low-order result register to store coefficients corresponding to a low-order portion of the binary representation of the third polynomial, and logic configured to perform an arithmetic operation on the contents of the first and second registers using a shift register to obtain an intermediate value and to add the contents of the high-order result register and the low-order result register to the intermediate value to obtain a result. - View Dependent Claims (31, 32, 33)
-
-
34. A method for performing polynomial arithmetic using an instruction, the method comprising:
-
receiving the instruction, the instruction including one or more opcodes identifying the instruction as an instruction for performing a polynomial arithmetic operation; storing in a first register a first set of bits corresponding to coefficients of a binary representation of a first polynomial; storing in a second register a second set of bits corresponding to coefficients of a binary representation of a second polynomial; performing an arithmetic operation on the contents of the first and second registers using a shift register to obtain an intermediate value; adding the contents of a high-order result register and a low-order result register to the intermediate value to obtain a result; and writing a high-order portion of the result to the high-order result register and a low-order portion of the result to the low-order result register, wherein the high-order result register contains a set of bits corresponding to a high-order portion of a binary representation of the result and the low-order result register contains a set of bits corresponding to a low-order portion of a binary representation of the result. - View Dependent Claims (35, 36, 37, 38)
-
-
39. A method for performing polynomial arithmetic in an encryption or decryption process, comprising:
-
storing in a first register a first set of bits corresponding to coefficients of a binary representation of a first polynomial; storing in a second register a second set of bits corresponding to coefficients of a binary representation of a second polynomial; performing an arithmetic operation on the contents of the first and second registers using a shift register to obtain an intermediate value; adding the intermediate value to the contents of a high-order result register and a low-order result register to obtain a result, the result comprising a set of bits that corresponds to coefficients of a binary representation of a polynomial that results from the multiplying and adding; and reading the result for use in the encryption or decryption process. - View Dependent Claims (40, 41, 42, 43, 44)
-
-
45. A hardware microprocessor that executes one or more instructions for performing polynomial arithmetic, the microprocessor comprising:
-
an execution unit that processes a fetched instruction; and a polynomial arithmetic unit used by the execution unit in processing the fetched instruction if the fetched instruction is one of the one or more instructions for performing polynomial arithmetic on polynomials represented by respective sets of binary polynomial coefficients, wherein each set of binary polynomial coefficients includes one or more bits with each bit in the set representing a different term of one of the polynomials and wherein the polynomial arithmetic unit is configured to perform a polynomial arithmetic operation using a shift register to determine an intermediate value, followed by an addition of the intermediate value to a third polynomial to produce a result polynomial, the result polynomial comprising a high-order portion having bits corresponding to coefficients of a high-order portion of a binary representation of the result polynomial and a low-order portion having bits corresponding to coefficients of a low-order portion of the binary representation of the result polynomial, wherein the fetched instruction comprises; an opcode identifying the fetched instruction as an instruction for performing the polynomial arithmetic operation; and two register identifiers associated with two respective registers of a register file used in said polynomial arithmetic operation. - View Dependent Claims (46, 47, 48, 49, 50)
-
-
51. A computer-readable medium that comprises at least one of a semiconductor, a magnetic medium, and an optical medium, and having computer-readable program code stored thereon for enabling a computer to perform a polynomial arithmetic operation on a first and second polynomial to create an intermediate value and add the intermediate value to a third polynomial, the computer-readable program code comprising:
-
first computer-readable program code for causing the computer to load each of two sets of binary polynomial coefficients representing the first and second respective polynomials into two respective registers of a register file, wherein each set of binary polynomial coefficients includes one or more bits with each bit in the set representing a different term of one of the first and second polynomials; second computer-readable program code including an instruction having; one or more opcodes identifying the instruction as an instruction for performing the polynomial arithmetic operation on the first and second polynomials; and two register identifiers specifying the two respective registers that contain the sets of binary polynomial coefficients representing the first and second respective polynomials, wherein execution of the instruction by the computer causes the computer to perform the polynomial arithmetic operation on the first and second polynomials using a shift register to produce the intermediate value, to add the intermediate value to a third polynomial to create a result polynomial represented by a result bit set having bits corresponding to coefficients of a binary representation of the result polynomial, and to write bits of the result bit set corresponding to high-order coefficients of the result polynomial to a high-order result register and bits corresponding to low-order coefficients of the result polynomial to a low-order result register. - View Dependent Claims (52, 53, 54, 55)
-
Specification