Simulation method and simulation program

• US 7,721,234 B2
• Filed: 01/04/2007
• Issued: 05/18/2010
• Est. Priority Date: 02/09/2006
• Status: Active Grant

• Current Assignee: Renesas Electronics Corporation
• Original Assignee: Renesas Technology Corporation (Renesas Electronics Corporation)
• Inventors: Yokomizo, Goichi, Sato, Junji, Lee, Peter Maurice
• Primary Examiner(s): ROSSOSHEK, YELENA
• Application Number:
  US11/619,885
• Publication Number:
  US 20070186194A1
• Time in Patent Office: 1,230 Days
• Field of Search: 716 1- 7, 716/18, 703/11, 703/13, 703/14, 703/22
• US Class Current: 716/136
• CPC Class Codes: G06F 30/367 Design verification, e.g. using simulation, simulation program with integrated circuit emphasis [SPICE], direct methods or relaxation methods

Abstract

There is a need for keeping the amount of data to be saved and a simulation process time almost constant irrespectively of a hierarchical level of a hierarchical circuit to be simulated. This simulation method includes a first process and a second process. The first process saves result data obtained from simulating an interface node between higher-level and lower-level hierarchies in accordance with a result of simulation using hierarchical circuit data hierarchized for multiple hierarchies. The second process uses result data saved by the first process to reproduce internal node data not saved by the first process. Result data for the interface node between hierarchies indirectly determines a value for the internal node. Result data to be saved is data concerning the interface node between hierarchies. The amount of saved data and the time needed for the second process are independent of a hierarchical level or a higher-level or lower-level hierarchy.

Claims

1. A computer-implemented simulation method for semiconductor device circuitry, comprising:

simulating an interface node associated with the semiconductor device circuitry and interposed between higher-level and lower-level hierarchies of the semiconductor device circuitry, based on simulation using hierarchical circuit data hierarchized for a plurality of hierarchies;

saving in a memory, in a first process, result data obtained from said simulating an interface node associated with the semiconductor device circuitry; and

reproducing using a computer, in a second process, internal node data not saved by said saving using said saved result data,

wherein a first hierarchical circuit having an internal node associated with the second process has a partial circuit including one voltage source or two or more connected voltage sources, one or more specific nodes for connecting the partial circuit to a second hierarchical circuit in another hierarchy, and another circuit for connection to the partial circuit,

wherein the partial circuit is connected to a ground potential,

wherein the second process ignores electric current flowing through voltage sources of the partial circuit, and

wherein all the specific nodes are then floated.

2. A computer-implemented simulation method for semiconductor device circuitry, comprising:

simulating an interface node associated with the semiconductor device circuitry and interposed between higher-level and lower-level hierarchies of the semiconductor device circuitry, based on simulation using hierarchical circuit data hierarchized for a plurality of hierarchies;

saving in a memory, in a first process, result data obtained from said simulating an interface node associated with the semiconductor device circuitry; and

reproducing using a computer, in a second process, internal node data not saved by said saving using said saved result data,

wherein a first hierarchical circuit having an internal node associated with the second process has a partial circuit including one of a voltage source and an inductor or at least two connected elements including a voltage source and an inductor and has one or more specific nodes for connecting the partial circuit to a second hierarchical circuit in another hierarchy,

wherein the partial circuit is connected to a ground potential,

wherein the second process ignores electric current flowing through all elements of the partial circuit, and

wherein the partial circuit is then deleted.

3. A computer-implemented simulation method for semiconductor device circuitry, comprising:

simulating an interface node associated with the semiconductor device circuitry and interposed between higher-level and lower-level hierarchies of the semiconductor device circuitry, based on simulation using hierarchical circuit data hierarchized for a plurality of hierarchies;

saving in a memory, in a first process, result data obtained from said simulating an interface node associated with the semiconductor device circuitry; and

reproducing using a computer, in a second process, internal node data not saved by said saving using said saved result data,

wherein a first hierarchical circuit having an internal node associated with the second process has a partial circuit including one voltage source or two or more connected voltage sources, two or more specific nodes for connecting the partial circuit to a second hierarchical circuit in another hierarchy, and another circuit for connection to the partial circuit,

wherein the partial circuit is not connected to a ground potential,

wherein the second process ignores electric current flowing through voltage sources of the partial circuit, and

wherein the second process then supplies voltage source information as input/output information to one specific node and floats the remaining specific nodes.

4. A computer-implemented simulation method for semiconductor device circuitry, comprising:

simulating an interface node associated with the semiconductor device circuitry and interposed between higher-level and lower-level hierarchies of the semiconductor device circuitry, based on simulation using hierarchical circuit data hierarchized for a plurality of hierarchies;

saving in a memory, in a first process, result data obtained from said simulating an interface node associated with the semiconductor device circuitry; and

reproducing using a computer, in a second process, internal node data not saved by said saving using said saved result data,

wherein a first hierarchical circuit having an internal node associated with the second process has a partial circuit including one of a voltage source and an inductor or at least two connected elements including a voltage source and an inductor and has one or more specific nodes for connecting the partial circuit to a second hierarchical circuit in another hierarchy,

wherein the partial circuit is not connected to a ground potential,

wherein the second process ignores electric current flowing through all elements of the partial circuit, and

wherein the partial circuit is then deleted.