Wafer back side coating to balance stress from passivation layer on front of wafer and be used as die attach adhesive
First Claim
Patent Images
1. A manufacturing method for a wafer comprising:
- grinding a front side of the wafer formed of semiconductor material comprising one of silicon, germanium, and gallium arsenide;
forming a plurality of circuits forming individual semiconductor devices on one side of the wafer;
applying a passivation layer over the plurality of circuits formed on the one side of the wafer;
reducing a cross-section of the wafer by thinning material from a another side of the wafer;
applying a stress-balancing layer to the another side of the wafer balancing the stress caused by the plurality of circuits on the one side of the wafer; and
singulating the wafer into at least one semiconductor die.
7 Assignments
0 Petitions
Accused Products
Abstract
A method for balancing layer-caused compressive or tensile stress in a semiconductor die, die wafer or similar substrate uses a stress-balancing layer (SBL) attached to an opposite side from a stress-causing layer before the semiconductor die or wafer is significantly warped are provided. The SBL may also serve as, or support, an adhesive layer for die attach and be of a markable material for an enhanced marking method.
326 Citations
23 Claims
-
1. A manufacturing method for a wafer comprising:
-
grinding a front side of the wafer formed of semiconductor material comprising one of silicon, germanium, and gallium arsenide; forming a plurality of circuits forming individual semiconductor devices on one side of the wafer; applying a passivation layer over the plurality of circuits formed on the one side of the wafer; reducing a cross-section of the wafer by thinning material from a another side of the wafer; applying a stress-balancing layer to the another side of the wafer balancing the stress caused by the plurality of circuits on the one side of the wafer; and singulating the wafer into at least one semiconductor die. - View Dependent Claims (2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20)
-
-
21. A stress compensation method comprising:
-
grinding a front side of a wafer formed of semiconductor material comprising one of silicon, germanium, and gallium arsenide; forming a plurality of circuits forming individual semiconductor devices on the front side of the wafer; applying a passivation layer over the plurality of circuits formed on the front side of the wafer; reducing a cross-section of a wafer by thinning a back side thereof; applying a rigid stress-balancing layer to a portion of the thinned back side comprising a material for marking with indicia and for balancing stress caused by the passivation layer over the plurality of circuits; exposing a portion of the semiconductor material to optical energy using one of a Nd;
YAG (yttrium aluminum garnet), Nd;
YLP (pulsed yttrium fiber laser) and carbon dioxide laser marking portions of a semiconductor die of the wafer on the back side thereof; andsingulating the wafer into at least one semiconductor die.
-
-
22. A force balancing method comprising:
-
placing a wafer of semiconductor material on a grinding apparatus; grinding a front side of the wafer; forming a plurality of circuits forming individual semiconductor devices on the front side of the wafer; reducing a cross-section of a wafer by thinning a back side thereof; applying a rigid stress-balancing layer comprising a material for marking with indicia to a portion of the thinned back side; exposing a portion of the material to optical energy using one of a Nd;
YAG (yttrium aluminum garnet), Nd;
YLP (pulsed yttrium fiber laser) or carbon dioxide laser to mark portions of at least one semiconductor die of the wafer on the back side thereof with an indicia thereon by a portion of the material changing one of color or texture; andsingulating the wafer into at least one semiconductor die.
-
-
23. A planarization method for a semiconductor die comprising:
-
slicing a semiconductor ingot to form a semiconductor wafer; grinding a front side of the wafer; forming a plurality of circuits forming individual semiconductor devices on the front side of the wafer; reducing a cross-section of a wafer by thinning material from a back side of the wafer; applying a stress-balancing layer to the back side of the wafer for substantially balancing the stress caused by the plurality of circuits on the front side of the wafer and for creating a marking indicia on the other side of the wafer from one of a color change or texture change of the stress-balancing layer; and singulating the wafer into at least one semiconductor die.
-
Specification