Semiconductor memory device and method of operating same
First Claim
1. A semiconductor memory cell array, comprising:
- a plurality of dynamic random access memory cells arranged in a matrix of rows and columns, each dynamic random access memory cell includes at least one transistor having;
a first region, a second region, a body region disposed between the first region and the second region, wherein the body region is electrically floating, and a gate spaced apart from the body region;
wherein each memory cell includes (1) a first data state which corresponds to a first charge in the body region of the transistor of the memory cell, and (2) a second data state which corresponds to a second charge in the body region of the transistor of the memory cell; and
wherein;
the first region of the transistor of each memory cell corresponding to a first row of dynamic random access memory cells is connected to a first source line,the first region of the transistor of each memory cell corresponding to a second row of dynamic random access memory cells is connected to second source line, andthe first region of the transistor of each memory cell corresponding to a third row of dynamic random access memory cells is connected to a third source line;
wherein the first row of memory cells is adjacent to both the second and third rows of memory cells; and
wherein the second region of the transistor of each memory cell of the first row of dynamic random access memory cells shares the second region with the transistor of an adjacent memory cell of the second row of dynamic random access memory cells.
8 Assignments
0 Petitions
Accused Products
Abstract
There are many inventions described and illustrated herein. In a first aspect, the present invention is directed to a memory device and technique of reading data from and writing data into memory cells of the memory device. In this regard, in one embodiment of this aspect of the invention, the memory device and technique for operating that device that minimizes, reduces and/or eliminates the debilitating affects of the charge pumping phenomenon. This embodiment of the present invention employs control signals that minimize, reduce and/or eliminate transitions of the amplitudes and/or polarities. In another embodiment, the present invention is a semiconductor memory device including a memory array comprising a plurality of semiconductor dynamic random access memory cells arranged in a matrix of rows and columns. Each semiconductor dynamic random access memory cell includes a transistor having a source region, a drain region, a electrically floating body region disposed between and adjacent to the source region and the drain region, and a gate spaced apart from, and capacitively coupled to, the body region. Each transistor includes a first state representative of a first charge in the body region, and a second data state representative of a second charge in the body region. Further, each row of semiconductor dynamic random access memory cells includes an associated source line which is connected to only the semiconductor dynamic random access memory cells of the associated row.
369 Citations
20 Claims
-
1. A semiconductor memory cell array, comprising:
-
a plurality of dynamic random access memory cells arranged in a matrix of rows and columns, each dynamic random access memory cell includes at least one transistor having; a first region, a second region, a body region disposed between the first region and the second region, wherein the body region is electrically floating, and a gate spaced apart from the body region; wherein each memory cell includes (1) a first data state which corresponds to a first charge in the body region of the transistor of the memory cell, and (2) a second data state which corresponds to a second charge in the body region of the transistor of the memory cell; and wherein; the first region of the transistor of each memory cell corresponding to a first row of dynamic random access memory cells is connected to a first source line, the first region of the transistor of each memory cell corresponding to a second row of dynamic random access memory cells is connected to second source line, and the first region of the transistor of each memory cell corresponding to a third row of dynamic random access memory cells is connected to a third source line; wherein the first row of memory cells is adjacent to both the second and third rows of memory cells; and wherein the second region of the transistor of each memory cell of the first row of dynamic random access memory cells shares the second region with the transistor of an adjacent memory cell of the second row of dynamic random access memory cells. - View Dependent Claims (2, 3, 4, 5, 6)
-
-
7. An integrated circuit device, disposed in or on a semiconductor region or layer which resides on or above an insulating region or layer of a substrate, the integrated circuit device comprising:
-
a memory cell array having a plurality of memory cells arranged in a matrix of rows and columns, each memory cell includes at least one electrically floating body transistor having; a first region, a second region, a body region disposed between the first region, the second region, and the insulating region or layer of the substrate, wherein the body region is electrically floating, and a gate spaced apart from the body region; wherein, in response to control signals applied to a memory cell, the electrically floating body transistor associated therewith stores a charge which is representative of a data state of the memory cell in the body region of the electrically floating body transistor; and wherein; the first region of the transistor of each memory cell corresponding to a first row of memory cells is connected to a first source line, the first region of the transistor of each memory cell corresponding to a second row of memory cells is connected to second source line, and the first region of the transistor of each memory cell corresponding to a third row of memory cells is connected to a third source line; wherein the first row of memory cells is adjacent to both the second and third rows of memory cells; and wherein the second region of the transistor of each memory cell of the first row of memory cells shares the second region with the transistor of an adjacent memory cell of the second row of memory cells. - View Dependent Claims (8, 9, 10, 11, 12, 13)
-
-
14. An integrated circuit device, comprising:
-
a semiconductor memory cell array including a plurality of memory cells arranged in a matrix of rows and columns, each memory cell consists essentially of an electrically floating body transistor, and wherein the electrically floating body transistor comprises; a first region, a second region, a body region disposed between the first region and the second region, wherein the body region is electrically floating, and a gate spaced apart from the body region; and wherein, in response to control signals applied to a memory cell, the electrically floating body transistor associated therewith stores a charge which is representative of a data state of the memory cell in the body region of the electrically floating body transistor; and wherein; the first region of the transistor of each memory cell corresponding to a first row of memory cells is connected to a first source line, the first region of the transistor of each memory cell corresponding to a second row of memory cells is connected to second source line, and the first region of the transistor of each memory cell corresponding to a third row of memory cells is connected to a third source line; wherein the first row of memory cells is adjacent to both the second and third rows of memory cells; and wherein the second region of the transistor of each memory cell of the first row of memory cells shares the second region with the transistor of an adjacent memory cell of the second row of memory cells. - View Dependent Claims (15, 16, 17, 18, 19, 20)
-
Specification