Integrated circuit package system including zero fillet resin
First Claim
Patent Images
1. A method of manufacturing an integrated circuit package comprising:
- providing a substrate with a first surface including conductive regions for receiving a flip chip die and a second surface including electrical contacts for external electrical connections;
providing the flip chip die over the substrate;
depositing a controlled volume of resin between the first surface of the substrate and the flip chip die including applying the resin in a volume insufficient to fill the volume of space between the first surface of the substrate and the flip chip die; and
adhering the flip chip die to the first surface of the substrate to form the controlled volume of resin into a zero fillet resin contacting an interconnect between the flip chip die and the substrate.
5 Assignments
0 Petitions
Accused Products
Abstract
An integrated circuit packaging system comprised by providing a substrate with a first surface including conductive regions for receiving a flip chip die and a second surface including electrical contacts for external electrical connections. Providing the flip chip die over the substrate. Depositing a controlled volume of resin between the first surface of the substrate and the flip chip die and adhering the flip chip die to the first surface of the substrate to form the controlled volume of resin into a zero fillet resin.
-
Citations
20 Claims
-
1. A method of manufacturing an integrated circuit package comprising:
-
providing a substrate with a first surface including conductive regions for receiving a flip chip die and a second surface including electrical contacts for external electrical connections; providing the flip chip die over the substrate; depositing a controlled volume of resin between the first surface of the substrate and the flip chip die including applying the resin in a volume insufficient to fill the volume of space between the first surface of the substrate and the flip chip die; and adhering the flip chip die to the first surface of the substrate to form the controlled volume of resin into a zero fillet resin contacting an interconnect between the flip chip die and the substrate. - View Dependent Claims (2, 3, 4, 5)
-
-
6. A method of manufacturing an integrated circuit package comprising:
-
providing a substrate with a bond finger on a first surface and solder ball connections on a second surface; providing a flip chip die; depositing a controlled volume of resin between the first surface of the substrate and the flip chip die including applying the resin in a volume insufficient to fill the volume of space between the first surface of the substrate and the flip chip die; adhering the flip chip die to the first surface of the substrate to form the controlled volume of resin into a zero fillet resin; routing a zero fillet wire bond connection to connect to the medial bond finger region closest to the flip chip die; and depositing a molding compound. - View Dependent Claims (7, 8, 9, 10)
-
-
11. An integrated circuit packaging system comprising:
-
a flip chip die; a substrate with a first surface including conductive regions for receiving the flip chip die and a second surface including electrical contacts for external electrical connections; and a controlled volume of resin between the first surface of the substrate and the flip chip die, wherein the controlled volume of resin does not extend to the perimeter of the flip chip die, produces a zero fillet resin contacting an interconnect between the flip chip die and the substrate. - View Dependent Claims (12, 13, 14, 15, 16, 17, 18, 19, 20)
-
Specification