Devices, systems, and methods regarding a PLC system fault
First Claim
Patent Images
1. A method comprising:
- providing a signal indicative of a set single bit flag, wherein;
said flag is set for a first scan cycle in response to a detection of a fault in an Input/Output (I/O) device of a programmable logic controller (PLC) system or an I/O interface of said PLC system, and said flag is promptly reset at a conclusion of said first scan cycle; and
said flag is set for a second scan cycle in response to a determination that said fault has been cleared, and said flag is promptly reset at a conclusion of said second scan cycle.
5 Assignments
0 Petitions
Accused Products
Abstract
A method for providing a signal indicative of a set single bit flag, which is set for a scan cycle responsive to a detection of a fault in an Input/Output (I/O) device of a programmable logic controller (PLC) system or an I/O interface of the PLC system. Numerous other aspects are provided.
-
Citations
19 Claims
-
1. A method comprising:
-
providing a signal indicative of a set single bit flag, wherein; said flag is set for a first scan cycle in response to a detection of a fault in an Input/Output (I/O) device of a programmable logic controller (PLC) system or an I/O interface of said PLC system, and said flag is promptly reset at a conclusion of said first scan cycle; and said flag is set for a second scan cycle in response to a determination that said fault has been cleared, and said flag is promptly reset at a conclusion of said second scan cycle. - View Dependent Claims (2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17)
-
-
18. A machine-readable medium comprising machine instructions for activities comprising:
-
providing a signal indicative of a set single bit flag, wherein; said flag is set for a first scan cycle in response to a detection of a fault in an Input/Output (I/O) device of a programmable logic controller (PLC) system or an I/O interface of said PLC system, and said flag is promptly reset at a conclusion of said first scan cycle; and said flag is set for a second scan cycle in response to a determination that said fault has been cleared, and said flag is promptly reset at a conclusion of said second scan cycle.
-
-
19. A system comprising:
-
a circuit adapted to provide a signal indicative of a set single bit flag, wherein;
said flag is set for a first scan cycle in response to a detection of a fault in an Input/Output (I/O) device of a programmable logic controller (PLC) system or an I/O interface of said PLC system, and said flag is promptly reset at a conclusion of said first scan cycle; andsaid flag is set for a second scan cycle in response to a determination that said fault has been cleared, and said flag is promptly reset at a conclusion of said second scan cycle.
-
Specification