Analog to digital converter with improved input overload recovery
First Claim
1. An apparatus comprising:
- an analog-to-digital converter (ADC) that receives an analog input signal and that outputs a digital signal; and
an overload sense circuit that receives the analog input signal and that is coupled to the ADC, wherein the overload sense circuit inhibits the ADC from sampling the analog input signal for sampling instants where the analog input signal is greater than a first threshold voltage, and wherein the overload sense circuit inhibits the ADC from sampling the analog input signal for sampling instants where the analog input signal is less than a second threshold voltage.
1 Assignment
0 Petitions
Accused Products
Abstract
With high speed analog to digital converters (ADCs), components within the ADC can enter a saturation region when an input exceeded the input range of the ADC, which can cause errors. Here, a sample of an input signal to an ADC is compared with the upper and lower full-scale levels of the ADC. If input overload is detected, inputs to amplifiers in an input stage of the ADC are forced to zero for the duration of the input overload, and are thus prevented from going into saturation. Input overload conditions are signaled directly to an output digital block of the ADC, which provides output digital codes equivalent to either the upper or the lower full scale level depending on whether the input overload is signaled as exceeding the upper level or the lower level. Input overload recovery time of the ADC may thus be minimized.
-
Citations
9 Claims
-
1. An apparatus comprising:
-
an analog-to-digital converter (ADC) that receives an analog input signal and that outputs a digital signal; and an overload sense circuit that receives the analog input signal and that is coupled to the ADC, wherein the overload sense circuit inhibits the ADC from sampling the analog input signal for sampling instants where the analog input signal is greater than a first threshold voltage, and wherein the overload sense circuit inhibits the ADC from sampling the analog input signal for sampling instants where the analog input signal is less than a second threshold voltage. - View Dependent Claims (2, 3, 4, 5, 6, 7, 8)
-
-
9. An apparatus comprising:
-
a processor; a transducer array; a beam forming circuit that is coupled to the processor; a transmit circuit that is coupled between the beam forming circuit and the transducer array; and a receive circuit having a plurality of processing pipelines, wherein each pipeline includes; an input circuit that is coupled to the transducer array; an ADC that is coupled to the input circuit and the beam forming circuit, wherein the ADC receives an analog input signal from the input circuit; and an overload sense circuit that is coupled to the ADC and the input circuit, wherein the overload sense circuit inhibits the ADC from sampling the analog input signal for sampling instants where the analog input signal is greater than a first threshold voltage, and wherein the overload sense circuit inhibits the ADC from sampling the analog input signal for sampling instants where the analog input signal is less than a second threshold voltage.
-
Specification