×

Clock distribution techniques for channels

  • US 7,791,370 B1
  • Filed: 05/21/2009
  • Issued: 09/07/2010
  • Est. Priority Date: 05/21/2009
  • Status: Active Grant
First Claim
Patent Images

1. A circuit comprising:

  • a first area;

    a second area comprising a first locked loop circuit that generates a first clock signal, the first locked loop circuit receiving a supply voltage that is isolated from noise generated in the first area; and

    a third area comprising multiple quads of channels and a clock line coupled to route at least one clock signal generated in the second area to the channels in each of the quads, wherein the third area is separate from the second area in the circuit.

View all claims
  • 1 Assignment
Timeline View
Assignment View
    ×
    ×