×

Chaotic signal enabled low probability intercept communication

  • US 7,795,983 B1
  • Filed: 12/26/2006
  • Issued: 09/14/2010
  • Est. Priority Date: 12/26/2006
  • Status: Active Grant
First Claim
Patent Images

1. An autonomous chaotic circuit having a first pair of circuit output terminals and a second pair of circuit output terminals and being fully differential, the autonomous chaotic circuit comprising:

  • a first circuit having a pair of first input terminals and a pair of first output terminals, the pair of first input terminals coupled to the first pair of circuit output terminals in a positive feedback configuration;

    a multiplier circuit coupled to the first circuit in a positive feedback configuration, the multiplier circuit having a pair of multiplier input terminals and a pair of multiplier output terminals, the pair of multiplier input terminals being coupled to the pair of first input terminals, and the pair of multiplier output terminals being coupled to the pair of first output terminals forming a first pair of common output terminals including a first common output terminal and a second common output terminal;

    a first LC circuit having a first inductor coupled to a first capacitor in parallel, the first LC circuit being coupled to a reference voltage at one terminal;

    a second LC circuit having a second inductor coupled to a second capacitor in parallel, the second LC circuit being coupled to the reference voltage at one terminal;

    a first resistor coupled between the first LC circuit and the first common output terminal, a node between the first resistor and the first LC circuit being a third common output terminal; and

    a second resistor coupled between the second LC circuit and the second common output terminal, a node between the second resistor and the second LC circuit being a fourth common output terminal, the third common output terminal and the fourth common output terminal forming a second pair of common output terminals;

    wherein the first circuit and the multiplier circuit are implemented using HBT, andwherein the first inductor, the second inductor, the first capacitor, and the second capacitor are implemented by passive inductors and passive capacitors.

View all claims
  • 1 Assignment
Timeline View
Assignment View
    ×
    ×