Pad invariant FPGA and ASIC devices
First Claim
Patent Images
1. A semiconductor device, comprising:
- a plurality of pads having first predetermined positions;
a first layer including a plurality of circuit blocks having second predetermined positions, at least one of said circuit blocks coupled to one of said pads; and
a second layer positioned above or below the first layer including a memory array coupled to one or more of said circuit blocks, wherein the second layer comprises a plurality of configurations with the same first and second predetermined positions of pads and circuit blocks, respectively, and whereina first fabricating configuration comprises a user programmable memory array, anda second fabricating configuration comprises a mask programmable memory array in lieu of the user programmable memory array.
3 Assignments
0 Petitions
Accused Products
Abstract
A three dimensional semiconductor device, comprising: a plurality of circuit blocks including programmable logic blocks having predetermined positions within the device; a plurality of pads having predetermined positions within the device; and a configuration memory circuit coupled to the programmable logic blocks having a plurality of fabricating methods without altering the predetermined positions of the pads and the circuit blocks.
95 Citations
11 Claims
-
1. A semiconductor device, comprising:
-
a plurality of pads having first predetermined positions; a first layer including a plurality of circuit blocks having second predetermined positions, at least one of said circuit blocks coupled to one of said pads; and a second layer positioned above or below the first layer including a memory array coupled to one or more of said circuit blocks, wherein the second layer comprises a plurality of configurations with the same first and second predetermined positions of pads and circuit blocks, respectively, and wherein a first fabricating configuration comprises a user programmable memory array, and a second fabricating configuration comprises a mask programmable memory array in lieu of the user programmable memory array. - View Dependent Claims (2, 3, 4, 5, 6, 7, 8, 9, 10)
-
-
11. A three dimensional semiconductor device, comprising:
-
a plurality of circuit blocks including programmable logic blocks having predetermined positions within the device; a plurality of pads surrounding the circuit blocks; and a configuration memory circuit coupled to the programmable logic blocks having a plurality of fabrication configurations, each configuration fabricated with the same predetermined positions of the circuit blocks and pads, and wherein a first fabricating configuration comprises a user programmable memory array, and a second fabricating configuration comprises a mask programmable memory array in lieu of the user programmable memory array.
-
Specification