Variable width writing to a memory of an IC
First Claim
Patent Images
1. An integrated circuit (IC) comprising:
- a) a plurality of configurable logic circuits for configurably performing different logic operations;
b) a plurality of interconnect circuits;
c) a plurality of memories for inputting, storing, and outputting data; and
d) a set of multiplexers, each multiplexer comprising a select terminal set and an input terminal set,wherein each particular multiplexer is for (i) receiving at the input terminal set, a set of data and (ii) selectively outputting, to a particular memory, a subset of the received set of data based on a signal received at the select terminal set, wherein the select terminal set is coupled to a particular interconnect circuit that controllably connects the select terminal set to a configuration data storage element and an output of a particular configurable logic circuit.
2 Assignments
0 Petitions
Accused Products
Abstract
Some embodiments of the invention provide a configurable integrated circuit (“IC”). This IC includes several configurable circuits for receiving configuration data and configurably performing a set of operations based on the configuration data. It also includes several hybrid circuits. Each particular hybrid circuit can interchangeably perform as either a logic circuit or an interconnect circuit in the configurable IC.
205 Citations
25 Claims
-
1. An integrated circuit (IC) comprising:
-
a) a plurality of configurable logic circuits for configurably performing different logic operations; b) a plurality of interconnect circuits; c) a plurality of memories for inputting, storing, and outputting data; and d) a set of multiplexers, each multiplexer comprising a select terminal set and an input terminal set, wherein each particular multiplexer is for (i) receiving at the input terminal set, a set of data and (ii) selectively outputting, to a particular memory, a subset of the received set of data based on a signal received at the select terminal set, wherein the select terminal set is coupled to a particular interconnect circuit that controllably connects the select terminal set to a configuration data storage element and an output of a particular configurable logic circuit. - View Dependent Claims (2, 3, 4, 5, 6, 7, 8, 9, 10)
-
-
11. A method of selectively outputting data in an integrated circuit (IC) comprising a memory, a plurality of configurable logic circuits, and a plurality of multiplexers, each multiplexer comprising an input terminal set and a select terminal set, the method comprising:
at a particular multiplexer; a) receiving at the input terminal set, a set of input values comprising non-configuration user-design data generated by configurable logic circuits; b) receiving at the select terminal set, a user signal generated within the IC; and c) based on the received user signal, outputting to the memory a subset of the set of input values, wherein the subset has fewer values than the set of input values. - View Dependent Claims (12, 13)
-
14. An integrated circuit (IC) comprising:
-
a) a contiguous memory block for receiving and storing multi-bit data in parallel; b) a plurality of configurable logic circuits for configurably performing different logic operations; and c) a plurality of multiplexers, each multiplexer for (i) receiving a set of input values and (ii) based on a select signal comprising an output of a particular configurable logic circuit, outputting a subset of the received set of input values to write to the contiguous memory block, wherein a set of outputs of the plurality of multiplexers is a multi-bit subset of the received sets of input values with fewer input values than the received sets of input values. - View Dependent Claims (15, 16)
-
-
17. A method for writing data in parallel to a contiguous memory block that stores multi-bit data in an integrated circuit (IC) comprising a plurality of configurable logic circuits for configurably performing logic operations and a plurality of multiplexers, the method comprising:
at a particular multiplexer; a) receiving a set of input values; b) receiving a set of select signals comprising an output of at least one configurable logic circuit; and c) based on the received set of select signals, outputting to the contiguous memory block a multi-bit subset of the set of input values with fewer values than the received set of input values, wherein said multi-bit subset is output to the contiguous memory block in parallel. - View Dependent Claims (18)
-
19. A method of performing a read and write-back operation in an integrated circuit (IC), the IC comprising (i) a memory, (ii) a plurality of configurable logic circuits for configurably performing different logic operations, and (iii) a set of multiplexers, each multiplexer comprising an input terminal set and a select terminal set, the method comprising:
-
a) at the memory, receiving a location of a stored first set of data; b) reading the first set of data from the memory; c) supplying the first set of data to the set of multiplexers; d) at the set of multiplexers, receiving a second set of data; and e) from the set of multiplexers, supplying a subset of the first set of data and a subset of the second set of data to the memory, in order to change at least a portion of the stored first set of data at the location. - View Dependent Claims (20, 21, 22, 23, 24, 25)
-
Specification