Multidimensional network sorter integrated circuit
First Claim
Patent Images
1. An integrated circuit comprising:
- M sorter blocks, wherein each sorter block has a user-selectable number of entries of one or more entries, each entry comprises a time stamp value and a connection value, there are a total of N entries for all the M sorter blocks, and M is an integer 2 or greater,each sorter block comprises a pointer memory structure, referenced using a first pointer address having a head and a body, wherein the head comprises a bit map field comprising four bits and the body comprises four memory positions, each bit in the bit map field representing one of the four memory positions,when storing a second pointer address in a first memory position of the four memory positions, changing a first bit of the four bits of the head of the first pointer memory structure to a second state from a first state,when storing the second pointer address in a second memory position of the four memory positions, changing a second bit of the four bits of the head of the first pointer memory structure to the second state,when storing the second pointer address in a third memory position of the four memory positions, changing a third bit of the four bits of the head of the first pointer memory structure to the second state, andwhen storing the second pointer address in a fourth memory position of the four memory positions, changing a fourth bit of the four bits of the head of the first pointer memory structure to the second state from the first state.
0 Assignments
0 Petitions
Accused Products
Abstract
A technique to implement an integrated multidimensional sorter is to store data such that it may be retrieved in a sorted fashion. Entries are stored into a memory according to time stamp value, and the time stamp value is divided into multiple portions. The memory is organized as a pointer memory. An integrated multidimensional sorter may be implemented using integrated circuit technology using one or more integrated circuits. These integrated circuits may be used in management of network traffic, and provides quality of service (QoS) control.
-
Citations
15 Claims
-
1. An integrated circuit comprising:
-
M sorter blocks, wherein each sorter block has a user-selectable number of entries of one or more entries, each entry comprises a time stamp value and a connection value, there are a total of N entries for all the M sorter blocks, and M is an integer 2 or greater, each sorter block comprises a pointer memory structure, referenced using a first pointer address having a head and a body, wherein the head comprises a bit map field comprising four bits and the body comprises four memory positions, each bit in the bit map field representing one of the four memory positions, when storing a second pointer address in a first memory position of the four memory positions, changing a first bit of the four bits of the head of the first pointer memory structure to a second state from a first state, when storing the second pointer address in a second memory position of the four memory positions, changing a second bit of the four bits of the head of the first pointer memory structure to the second state, when storing the second pointer address in a third memory position of the four memory positions, changing a third bit of the four bits of the head of the first pointer memory structure to the second state, and when storing the second pointer address in a fourth memory position of the four memory positions, changing a fourth bit of the four bits of the head of the first pointer memory structure to the second state from the first state. - View Dependent Claims (2, 3, 4, 5, 6, 7)
-
-
8. An integrated circuit comprising:
-
a first sorter block portion of the integrated circuit comprising N(1) entries, wherein each entry comprises a connection value and a time stamp value, entries in the first sorter block are sorted according to their time stamp value, and the number of entries N(1) is user-selectable; and a second sorter block portion of the integrated circuit comprising N(2) entries, wherein each entry comprises a connection value and a time stamp value, entries in the second sorter block are sorted according to their time stamp value, and the number of entries N(2) is user selectable, wherein the second sorter block comprises a first pointer memory structure, referenced using a first pointer address and having a head and a body, wherein the head comprises a bit map field comprising n bits and the body comprises n memory positions, each bit in the bit map field representing one of the n memory positions, wherein n is an integer, upon receiving a first time stamp value for a first entry for the second sorter block, dividing the first time stamp value into at least a first portion and a second portion, wherein the first portion has n bits and the second portion has m bits, wherein m is an integer, storing a second pointer address at a memory position in the body of the first pointer memory structure corresponding to the first portion of the first time stamp value, and changing a bit in the bit map field of the head of the first pointer memory structure corresponding to the memory position in the body of the first pointer memory structure corresponding to the first portion of the first time stamp value. - View Dependent Claims (9, 10, 11)
-
-
12. An integrated circuit comprising:
-
first control circuitry to implement a first sorter block comprising N(1) entries, wherein each entry comprises a connection value and a time stamp value, entries in the first sorter block are sorted according to their time stamp value, and the number of entries N(1) is user-selectable; and second control circuitry to implement a second sorter block comprising N(2) entries, wherein each entry comprises a connection value and a time stamp value, entries in the second sorter block are sorted according to their time stamp value, and the number of entries N(2) is user-selectable, wherein the first control circuitry comprises a first pointer memory structure, referenced using a first pointer address and having a head and a body, wherein the head comprises a bit map field comprising n bits and the body comprises n memory positions, each bit in the bit map field representing one of the n memory positions, wherein n is an integer, upon receiving a first time stamp value for a first entry for the first control circuitry block, dividing the first time stamp value into at least a first portion and a second portion, wherein the first portion has n bits and the second portion has m bits, wherein m is an integer, storing a second pointer address at a memory position in the body of the first pointer memory structure corresponding to the first portion of the first time stamp value, and changing a bit in the bit map field of the head of the first pointer memory structure corresponding to the memory position in the body of the first pointer memory structure corresponding to the first portion of the first time stamp value. - View Dependent Claims (13, 14, 15)
-
Specification