Stackable ceramic FBGA for high thermal applications
First Claim
Patent Images
1. An assembly using a stackable FBGA comprising:
- a first carrier having a plurality of sides, having an upper surface, having a bottom surface, having a cavity extending from the upper surface, a first frusto-conical surface on a portion of the upper surface thereof, a second frusto-conical surface on a portion of the bottom surface thereof, a lip on a portion of a bottom surface thereof, and a plurality of circuits located within a portion of the cavity;
a semiconductor device having a plurality of bond pads located within the cavity of the first carrier;
a first connector between at least one circuit of the plurality of circuits located within the portion of the cavity of the first carrier and at least one bond pad of the plurality of bond pads of the semiconductor device;
encapsulant material filling a portion of the cavity in the first carrier; and
a second connector material located within the first carrier.
5 Assignments
0 Petitions
Accused Products
Abstract
An apparatus package for high-temperature thermal applications for ball grid array semiconductor devices and a method of packaging ball grid array semiconductor devices.
270 Citations
18 Claims
-
1. An assembly using a stackable FBGA comprising:
-
a first carrier having a plurality of sides, having an upper surface, having a bottom surface, having a cavity extending from the upper surface, a first frusto-conical surface on a portion of the upper surface thereof, a second frusto-conical surface on a portion of the bottom surface thereof, a lip on a portion of a bottom surface thereof, and a plurality of circuits located within a portion of the cavity; a semiconductor device having a plurality of bond pads located within the cavity of the first carrier; a first connector between at least one circuit of the plurality of circuits located within the portion of the cavity of the first carrier and at least one bond pad of the plurality of bond pads of the semiconductor device; encapsulant material filling a portion of the cavity in the first carrier; and a second connector material located within the first carrier. - View Dependent Claims (2, 3, 4)
-
-
5. An assembly for use with a FBGA substrate comprising:
-
a first carrier having a first surface having a first frusto-conical surface and at least one connection pad thereon, having a second surface having a lip, a second frusto-conical surface connected to the lip, and at least one connection pad thereon, having a cavity extending from the upper surface therein, a first surface located in the cavity having at least one connection pad thereon, a second surface located in the cavity having at least one connection pad thereon, and a third surface located in the cavity, a circuit connecting the at least one connection pad on the first surface of the first carrier to the at least one connection pad on the second surface of the first carrier, and at least one circuit located in a portion of the cavity connected to the at least one connection pad on one of the first surface located in the cavity and the second surface located in the cavity, the at least one connection pad on the first surface of the first carrier, and the at least one connection pad on the second surface of the first carrier; a semiconductor device having an active surface having at least one bond pad thereon, the semiconductor device located on the third surface located in the cavity of the first carrier; a first connector between the at least one connection pad on one of the first surface located in the cavity and the second surface located in the cavity and the at least one bond pad on the active surface of the semiconductor device; and encapsulant material filling a portion of the cavity in the first carrier. - View Dependent Claims (6, 7, 8)
-
-
9. An assembly of stacked carriers for use with a substrate comprising:
-
a first carrier having a first frusto-conical surface on a portion of an upper surface thereof, a second frusto-conical surface on a portion of a bottom surface thereof, a lip on a portion of the bottom surface thereof, and a plurality of circuits located within a portion of a cavity having a first surface, a second surface, and a third surface, a connection pad located on one of the first surface and the second surface connected to at least one of the plurality of circuits; a semiconductor device having a plurality of bond pads located on a portion of the third surface within the cavity of the first carrier; a first connector between at least one circuit of the plurality of circuits located within the portion of the cavity of the first carrier and at least one bond pad of the plurality of bond pads of the semiconductor device; encapsulant material filling a portion of the cavity in the first carrier; and a second connector material located within the first carrier. - View Dependent Claims (10, 11, 12)
-
-
13. An assembly formed by a plurality of carriers for high thermal usage comprising:
-
a first carrier having an upper surface, having a lower surface, having a cavity therein extending from the upper surface, a first surface located in a portion of the cavity having at least one connection pad thereon, a second surface located in a portion of the cavity, and a third surface located within a portion of the cavity, a first frusto-conical surface on a portion of the upper surface thereof, a second frusto-conical surface on a portion of the lower surface thereof, a lip on a portion of a lower surface thereof, at least one connection pad on the upper surface, at least one connection pad on the lower surface, a circuit connecting the at least one connection pad on the upper surface to the at least one connection pad on the lower-surface, and at least one circuit located in a portion of the cavity connected to the at least one connection pad on the upper surface, to the at least one connection pad on the lower surface, and to the at least one connection pad on the first surface located in the cavity; a semiconductor device having an active surface having at least one bond pad thereon, the semiconductor device located within the cavity of the first carrier on a portion of the third surface of the cavity; a first connector between the at least one circuit located in a portion of the cavity of the first carrier and the at least one bond pad on the active surface of the semiconductor device; and encapsulant material filling a portion of the cavity in the first carrier. - View Dependent Claims (14, 15, 16, 17, 18)
-
Specification