Systems, methods and computer program products for controlling high speed network traffic in server blade environments
First Claim
Patent Images
1. A method for controlling high-speed network traffic, the method comprising:
- identifying a port under test through which transmission of code having a plurality of code states of interest, which indicates that a data failure occurs, and through which transmission of non-data words occurs;
identifying a debug port to which code associated with the plurality of the code states of interest is routed to analyze;
identifying the code associated with the plurality of the code states of interest, from the port under test;
routing the code associated with the plurality of the code states of interest to the debug port;
generating a modified non-data word in response to an identification of a code state of interest from the port under test; and
receiving the modified non-data word in conjunction with the code state of interest at the debug port,wherein the modified non-data word tags the code associated with the code states of interest to control analysis of the code at the debug port.
1 Assignment
0 Petitions
Accused Products
Abstract
Systems, methods and computer program products for controlling high-speed network traffic in server blade environments. Exemplary embodiments include a method for controlling high-speed network traffic in a server blade network, the method including identifying a port under test, identifying a debug port, identifying a code state of interest from the port under test and generating a modified IDLE word in response to an identification of a code state of interest from the port under test.
26 Citations
20 Claims
-
1. A method for controlling high-speed network traffic, the method comprising:
-
identifying a port under test through which transmission of code having a plurality of code states of interest, which indicates that a data failure occurs, and through which transmission of non-data words occurs; identifying a debug port to which code associated with the plurality of the code states of interest is routed to analyze; identifying the code associated with the plurality of the code states of interest, from the port under test; routing the code associated with the plurality of the code states of interest to the debug port; generating a modified non-data word in response to an identification of a code state of interest from the port under test; and receiving the modified non-data word in conjunction with the code state of interest at the debug port, wherein the modified non-data word tags the code associated with the code states of interest to control analysis of the code at the debug port. - View Dependent Claims (2, 3, 4, 5, 6, 7, 8)
-
-
9. A computer program product for controlling high-speed network, comprising a non-transitory computer readable medium including instructions for causing a computer, having a processor, to implement a method, the method comprising:
-
Identifying in the processor a port under test through which transmission of code having a plurality of code states of interest, which indicates that a data failure occurs, and through which transmission of non-data words occurs; Identifying in the processor a debug port to which code associated with the plurality of the code states of interest is routed to analyze; Identifying in the processor the code associated with the plurality of the code states of interest, from the port under test; Routing the code associated with the plurality of the code states of interest to the debug port; Generating a modified non-data word in response to an identification of a code state of interest from the port under test; and Receiving in the processor the modified non-data word in conjunction with the code state of interest at the debug port, Wherein the modified non-data word tags the code associated with the code states of interest to control analysis of the code at the debug port. - View Dependent Claims (10, 11, 12, 13, 14, 15, 16)
-
-
17. A switch module system for controlling high-speed network, the system comprising:
-
a port under test through which transmission of code having a plurality of code states of interest, which indicates that a data failure occurs, and through which transmission of non-data words occurs; a debug port communicatively coupled to the port under test, and to which code associated with the plurality of the code states of interest is routed to analyze; a processor configured to; identify the code associated with the subset of the plurality of the code states of interest, from the port under test; route the code associated with the plurality of the code states of interest to the debug port; generate a modified non-data word in response to an identification of a code state of interest from the port under test; and route the modified non-data word in conjunction with the code state of interest at the debug port, wherein the modified non-data word tags the code associated with the code states of interest to control analysis of the code at the debug port. - View Dependent Claims (18, 19, 20)
-
Specification