Method and apparatus for detecting degradation in an integrated circuit chip
First Claim
Patent Images
1. A method for detecting degradation in an integrated circuit chip, comprising:
- monitoring a pair of pins on the integrated circuit chip to generate a time series of parameters for the pins;
determining whether the time series of parameters indicates that the integrated circuit chip has degraded; and
if so, generating a signal indicating that the integrated circuit chip has degraded.
2 Assignments
0 Petitions
Accused Products
Abstract
A system that detects degradation in an integrated circuit chip. During operation, the system monitors a pair of pins on the integrated circuit chip and in doing so, generates a time series of parameters for the pins. The system then determines whether the time series of parameters indicates that the integrated circuit chip has degraded. If so, the system generates a signal indicating that the integrated circuit chip has degraded.
-
Citations
20 Claims
-
1. A method for detecting degradation in an integrated circuit chip, comprising:
-
monitoring a pair of pins on the integrated circuit chip to generate a time series of parameters for the pins; determining whether the time series of parameters indicates that the integrated circuit chip has degraded; and if so, generating a signal indicating that the integrated circuit chip has degraded. - View Dependent Claims (2, 3, 4, 5, 6, 7, 8, 9)
-
-
10. A computer-readable storage medium storing instructions that when executed by a computer cause the computer to perform a method for detecting degradation in an integrated circuit chip, wherein the method comprises:
-
monitoring a pair of pins on the integrated circuit chip to generate a time series of parameters for the pins; determining whether the time series of parameters indicates that the integrated circuit chip has degraded; and if so, generating a signal indicating that the integrated circuit chip has degraded. - View Dependent Claims (11, 12, 13, 14, 15, 16, 17, 18)
-
-
19. An apparatus that detects degradation in an integrated circuit chip, comprising a degradation-detection mechanism configured to:
-
monitor a pair of pins on the integrated circuit chip to generate a time series of parameters for the pins; determine whether the time series of parameters indicates that the integrated circuit chip has degraded; and if so, to generate a signal indicating that the integrated circuit chip has degraded. - View Dependent Claims (20)
-
Specification