×

High speed iterative decoder

  • US 7,853,855 B1
  • Filed: 08/11/2009
  • Issued: 12/14/2010
  • Est. Priority Date: 08/25/2005
  • Status: Active Grant
First Claim
Patent Images

1. A system comprising:

  • a clock having a clock frequency;

    a first buffer configured to buffer a plurality of encoded data frames; and

    an iterative decoder configured toiteratively decode, in accordance with the clock frequency, a first encoded data frame of the plurality of encoded data frames buffered in the first buffer, wherein for each decoding iteration, the iterative decodergenerates a confidence result; and

    performs a comparison of the confidence result to a predetermined value; and

    stop iteratively decoding the first encoded data frame (i) based on the comparison of the confidence result to the predetermined value or (ii) based on a total number of decoding iterations,wherein the clock frequency of the clock is based on a total number of encoded data frames buffered in the first buffer.

View all claims
  • 2 Assignments
Timeline View
Assignment View
    ×
    ×