×

System and method for offloading a processor tasked with calendar processing

  • US 7,856,512 B2
  • Filed: 08/26/2005
  • Issued: 12/21/2010
  • Est. Priority Date: 08/26/2005
  • Status: Active Grant
First Claim
Patent Images

1. A method for reporting channel status information, comprising:

  • multiplexing channel status information received from a plurality of physical interfaces subdivided into a plurality of channels;

    combining the plurality of channels into a group selected from a plurality of groups comprising associated pluralities of channels grouped according to bandwidth classes, each of the plurality of groups having a predetermined number of channels,wherein each channel corresponds to a memory location in a first memory;

    wherein a first memory location is configured to store new independent status bits for each of the channels of the group;

    wherein a second memory location is configured to store previously received independent status bits for each of the channels of the group;

    wherein a third memory location is configured to store a group status;

    upon receiving and storing new independent status bits corresponding to the channels of the group, comparing the new independent status bits with corresponding previously received independent status bits;

    wherein if the new independent status bits match all the corresponding previously received independent status bits, then inferring that the group status did not change and deferring sending a status report to a network processor,else, if any of the new independent status bits is different from a corresponding bit in the previously received independent status bits, then inferring that the group status did change and sending the status report to the network processor; and

    periodically executing a background task to synchronize current channel status information for each of the channels of the plurality of groups in the first memory to current channel status information for each of the channels of the plurality of groups located in a second memory in the network processor.

View all claims
  • 1 Assignment
Timeline View
Assignment View
    ×
    ×