Power interrupt recovery in a hybrid memory subsystem
First Claim
Patent Images
1. A memory subsystem for use in a system, the memory subsystem comprising volatile memory and nonvolatile memory, the memory subsystem further comprising:
- logic to interrupt a power down save operation of the memory subsystem upon detection of a restoration of system power, and to enable use of the memory subsystem by the system if sufficient nonvolatile memory capacity of the memory subsystem is available to backup an amount of the volatile memory capacity of the memory subsystem;
logic to erase sufficient dirty nonvolatile memory to backup the amount of volatile memory capacity before enabling use of the memory subsystem by the system, and in the event that external system power fails before enabling use of the memory subsystem, to backup at least portions of the volatile memory having data corresponding to data erased from the nonvolatile memory; and
the logic to backup at least portions of the volatile memory having data corresponding to data erased from the nonvolatile memory further comprises logic to burst refresh the volatile memory for a time at least equal to a worst-case nonvolatile page preparation time, to place the volatile memory into a lower than fully operational power state while a new nonvolatile memory page is prepared and written, and to restore the volatile memory to a fully operational power state after the new nonvolatile memory page is prepared and written.
2 Assignments
0 Petitions
Accused Products
Abstract
A memory subsystem includes volatile memory and nonvolatile memory, and logic to interrupt a power down save operation of the memory subsystem upon detection of a restoration of system power, and to enable use of the memory subsystem by the system if sufficient nonvolatile memory capacity of the memory subsystem is available to backup an amount of the volatile memory capacity of the memory subsystem.
38 Citations
15 Claims
-
1. A memory subsystem for use in a system, the memory subsystem comprising volatile memory and nonvolatile memory, the memory subsystem further comprising:
-
logic to interrupt a power down save operation of the memory subsystem upon detection of a restoration of system power, and to enable use of the memory subsystem by the system if sufficient nonvolatile memory capacity of the memory subsystem is available to backup an amount of the volatile memory capacity of the memory subsystem; logic to erase sufficient dirty nonvolatile memory to backup the amount of volatile memory capacity before enabling use of the memory subsystem by the system, and in the event that external system power fails before enabling use of the memory subsystem, to backup at least portions of the volatile memory having data corresponding to data erased from the nonvolatile memory; and the logic to backup at least portions of the volatile memory having data corresponding to data erased from the nonvolatile memory further comprises logic to burst refresh the volatile memory for a time at least equal to a worst-case nonvolatile page preparation time, to place the volatile memory into a lower than fully operational power state while a new nonvolatile memory page is prepared and written, and to restore the volatile memory to a fully operational power state after the new nonvolatile memory page is prepared and written. - View Dependent Claims (2, 3, 4, 5, 6, 7, 8)
-
-
9. A method in a memory subsystem disposed in a system, the memory subsystem comprising volatile memory and nonvolatile memory, the method comprising:
-
the memory subsystem interrupting a power down save operation of the memory subsystem upon detection of a restoration of system power; and the memory subsystem enabling use of the memory subsystem by the system if sufficient nonvolatile memory capacity of the memory subsystem is available to backup an amount of the volatile memory capacity of the memory subsystem erasing sufficient dirty nonvolatile memory to backup the amount of volatile memory capacity before enabling use of the memory subsystem by the system, and in the event that external system power fails before enabling use of the memory subsystem, to backup at least portions of the volatile memory having data corresponding to data erased from the nonvolatile memory; and burst refreshing the volatile memory for a time at least equal to a worst-case nonvolatile page preparation time, to place the volatile memory into a lower than fully operational power state while a new nonvolatile memory page is prepared and written, and restoring the volatile memory to a fully operational power state after the new nonvolatile memory page is prepared and written. - View Dependent Claims (10, 11, 12)
-
-
13. A device comprising:
-
a processor, and a memory subsystem comprising volatile memory and nonvolatile memory addressable by the processor, the memory subsystem comprising logic to interrupt a power down save operation of the memory subsystem upon detection of a restoration of system power, and to enable use of the memory subsystem by the processor if sufficient nonvolatile memory capacity of the memory subsystem is available to backup an amount of the volatile memory capacity of the memory subsystem; logic to erase sufficient dirty nonvolatile memory to backup the amount of volatile memory capacity before enabling use of the memory subsystem by the processor, and in the event that external system power fails before enabling use of the memory subsystem, to backup at least portions of the volatile memory having data corresponding to data erased from the nonvolatile memory; and the logic to backup at least portions of the volatile memory having data corresponding to data erased from the nonvolatile memory further comprises logic to burst refresh the volatile memory for a time at least equal to a worst-case nonvolatile page preparation lime, to place the volatile memory into a lower than fully operational power state while a new nonvolatile memory page is prepared and written, and to restore the volatile memory to a fully operational power state after the new nonvolatile memory page is prepared and written. - View Dependent Claims (14, 15)
-
Specification