Layered chip package and method of manufacturing same
First Claim
1. A layered chip package comprising:
- a main body having a top surface, a bottom surface and four side surfaces; and
wiring disposed on at least one of the side surfaces of the main body, wherein;
the main body includes a plurality of layer portions stacked;
each of the plurality of layer portions includes;
a semiconductor chip having a first surface with a device formed thereon, a second surface opposite to the first surface, and four side surfaces;
an insulating portion covering at least one of the four side surfaces of the semiconductor chip; and
a plurality of electrodes connected to the semiconductor chip;
the insulating portion has at least one end face located at the at least one of the side surfaces of the main body on which the wiring is disposed;
each of the plurality of electrodes has an end face that is surrounded by the insulating portion and located at the at least one of the side surfaces of the main body on which the wiring is disposed;
the wiring is connected to the end faces of the plurality of electrodes of the plurality of layer portions; and
the plurality of layer portions include at least a pair of layer portions that are disposed such that the first surfaces of the respective semiconductor chips face toward each other.
1 Assignment
0 Petitions
Accused Products
Abstract
A layered chip package includes a plurality of layer portions stacked, each layer portion including a semiconductor chip having a first surface with a device formed thereon and a second surface opposite thereto. The plurality of layer portions include at least a pair of layer portions disposed such that the first surfaces of the respective semiconductor chips face toward each other. A manufacturing method for the layered chip package includes the steps of: fabricating a layered substructure by stacking a plurality of substructures each including a plurality of layer portions corresponding to the plurality of layer portions of the layered chip package; and fabricating a plurality of layered chip packages by using the layered substructure. The step of fabricating the layered substructure includes: fabricating a first and a second pre-polishing substructure each having a first surface and a second surface; bonding the pre-polishing substructures to each other such that their respective first surfaces face toward each other; and forming a first and a second substructure by polishing the second surfaces.
54 Citations
2 Claims
-
1. A layered chip package comprising:
-
a main body having a top surface, a bottom surface and four side surfaces; and wiring disposed on at least one of the side surfaces of the main body, wherein; the main body includes a plurality of layer portions stacked; each of the plurality of layer portions includes;
a semiconductor chip having a first surface with a device formed thereon, a second surface opposite to the first surface, and four side surfaces;
an insulating portion covering at least one of the four side surfaces of the semiconductor chip; and
a plurality of electrodes connected to the semiconductor chip;the insulating portion has at least one end face located at the at least one of the side surfaces of the main body on which the wiring is disposed; each of the plurality of electrodes has an end face that is surrounded by the insulating portion and located at the at least one of the side surfaces of the main body on which the wiring is disposed; the wiring is connected to the end faces of the plurality of electrodes of the plurality of layer portions; and the plurality of layer portions include at least a pair of layer portions that are disposed such that the first surfaces of the respective semiconductor chips face toward each other. - View Dependent Claims (2)
-
Specification