Strain-silicon CMOS using etch-stop layer and method of manufacture
First Claim
Patent Images
1. A method of fabricating a transistor comprising:
- forming sidewall spacers on a gate;
etching silicon in source and drain regions to form recesses below an original surface of the silicon;
forming an ohmic contact layer over the source and drain regions; and
forming a stressed silicon nitride layer in the recesses over at least portions of the ohmic contact layer proximate to the gate.
1 Assignment
0 Petitions
Accused Products
Abstract
Recesses are formed in the drain and source regions of an MOS transistor. An ohmic contact layer is formed in the recesses, and a stressed silicon-nitride layer is formed over the ohmic contact layer. The recesses allow the stressed silicon nitride layer to provide strain in the plane of the channel region. In a particular embodiment, a tensile silicon nitride layer is formed over recesses of an NMOS transistor in a CMOS cell, and a compressive silicon nitride layer is formed over recesses of a PMOS transistor in the CMOS cell. In a particular embodiment the stressed silicon nitride layer(s) is a chemical etch stop layer.
-
Citations
8 Claims
-
1. A method of fabricating a transistor comprising:
-
forming sidewall spacers on a gate; etching silicon in source and drain regions to form recesses below an original surface of the silicon; forming an ohmic contact layer over the source and drain regions; and forming a stressed silicon nitride layer in the recesses over at least portions of the ohmic contact layer proximate to the gate. - View Dependent Claims (2, 3, 4, 5, 6, 7, 8)
-
Specification