Controlling passthrough of communications between multiple buses
First Claim
Patent Images
1. A demodulator comprising:
- a first data pad and a first clock pad to couple the demodulator to a host device via a first bus;
a second data pad and a second clock pad to couple the demodulator to a radio frequency (RF) tuner via a second bus; and
passthrough logic to couple host data and a host clock from the first bus to the second bus and to couple tuner data from the second bus to the first bus during a passthrough mode, wherein the first and second buses are electrically decoupled during the passthrough mode.
1 Assignment
0 Petitions
Accused Products
Abstract
A demodulator can include first data and clock pads to couple the demodulator to a host device via a first bus, and second data and clock pads to couple the demodulator to a radio frequency (RF) tuner via a second bus. The device may further include passthrough logic to couple host data and a host clock from the first bus to the second bus and to couple tuner data from the second bus to the first bus during a passthrough mode. During this mode, however, the two buses may remain electrically decoupled. When the passthrough mode is disabled, the RF tuner is thus shielded from noise present on the first bus.
-
Citations
21 Claims
-
1. A demodulator comprising:
-
a first data pad and a first clock pad to couple the demodulator to a host device via a first bus; a second data pad and a second clock pad to couple the demodulator to a radio frequency (RF) tuner via a second bus; and passthrough logic to couple host data and a host clock from the first bus to the second bus and to couple tuner data from the second bus to the first bus during a passthrough mode, wherein the first and second buses are electrically decoupled during the passthrough mode. - View Dependent Claims (2, 3, 4, 5, 6)
-
-
7. A system comprising:
-
a host device coupled to a first bus, the first bus coupled to a plurality of slave devices; a first slave device coupled to the host device via the first bus and including a slave state machine to handle receipt and transmission of information on the first bus, and a first delay element clocked by a data signal of the first bus and to change state only when a clock signal of the first bus is in a high state; and a second slave device coupled to the first slave device via a second bus, wherein the slave state machine of the first slave device is to enable mirrored communication along the first bus to the second slave device via the second bus under control of the host device, the mirrored communication to begin at an end of a transaction from the host device to the first slave device including a mirrored communication command. - View Dependent Claims (8, 9, 10, 11, 12)
-
-
13. A method comprising:
-
determining whether a passthrough command has been received within a transaction from a host to a first slave device on a first bus; setting a passthrough mode indicator in a control register of the first slave device when the passthrough command has been received; providing a passthrough enable signal at an end of the transaction from a state machine of the first slave device to a passthrough circuit of the first slave device to enable a passthrough mode; and buffering communications between the first bus and a second bus coupled between the first slave device and a second slave device in the passthrough mode, including providing the communications from an input pad of the first slave device to the state machine of the first slave device on a first parallel path corresponding to a filtered path, and providing the communications from the input pad to an output pad of the first slave device coupled to the second bus on a second parallel path corresponding to an unfiltered path. - View Dependent Claims (14, 15, 16)
-
-
17. An integrated circuit comprising:
-
an analog front end to receive incoming modulated tuner signals via a first link with a tuner and to convert the incoming modulated tuner signals to a digital bitstream; a demodulator coupled to the analog front end to receive the digital bitstream and to demodulate the digital bitstream into a demodulated bitstream to be provided to a host processor; a first bus interface coupled to a first bus coupled between the integrated circuit and the host processor, the first bus interface including a first data pad coupled to the first bus, a first input path from the first data pad to a slave controller of the demodulator, a second input path from the first data pad to a second data pad of a second bus interface, wherein the first input path comprises a filtered path and the second input path comprises an unfiltered path, a first output path from the slave controller to the first data pad, and a second output path from the second data pad to the first data pad, wherein the first output path comprises a delayed path and the second output path comprises an undelayed path; the second bus interface coupled to a second bus coupled between the integrated circuit and the tuner, the second bus interface including the second data pad coupled to the second bus, a third input path from the second data pad to the slave controller, a fourth input path from the second data pad to the first data pad, wherein the third input path comprises a filtered path and the fourth input path comprises an unfiltered path, a third output path from the slave controller to the second data pad, and a fourth output path from the first data pad to the second data pad, wherein the third output path comprises a delayed path and the fourth output path comprises an undelayed path; and a passthrough circuit coupled to the first and second bus interfaces to buffer data between the first bus to the second bus along the second and fourth input paths and the second and fourth output paths. - View Dependent Claims (18, 19, 20, 21)
-
Specification