×

Single-chip multiprocessor with clock cycle-precise program scheduling of parallel execution

  • US 7,895,587 B2
  • Filed: 09/08/2006
  • Issued: 02/22/2011
  • Est. Priority Date: 02/17/2000
  • Status: Expired due to Fees
First Claim
Patent Images

1. A single-chip multiprocessor for executing programs compiled using a static clock-precise macro-scheduling program such that a compiled source program is a set of consecutive super-wide instructions, comprising:

  • K explicit parallelism architecture processors each of which may decode no more than N operations each clock cycle, wherein the K processors are configured to execute no more than K parallel streams, wherein the K parallel streams are created by partitioning each super-wide instruction into no more than K wide instructions, and wherein each wide instruction contains no more than N operations and belongs to only one parallel stream; and

    a synchronization signal exchanger between the processors, wherein the synchronization signal exchanger transmits “

    permit”

    signals that control a sequence of execution of any two parallel streams, and wherein specified streams include synchronization points having synchronization operations that are included with wide instructions of specified streams, the synchronization operations including “

    to permit execution of another parallel stream”

    (“

    permit”

    ) and “

    to wait execution of another parallel stream”

    (“

    wait”

    ),wherein “

    permit” and



    wait”

    operations are defined from each processor to every other processor, wherein a first processor having a first “

    permit”

    operation at a first synchronization point is configured to send a first “

    permit”

    signal to a second processor, and wherein a second processor having a corresponding “

    wait”

    operation at a different synchronization point is configured to check a presence of the first “

    permit”

    signal from the first processor and stop execution while the first “

    permit”

    signal is absent,wherein K and N are integers, and wherein K is greater than one.

View all claims
  • 0 Assignments
Timeline View
Assignment View
    ×
    ×