Multiple reference phase locked loop
First Claim
1. A multi reference phase locked loop (MPLL) for generating a high speed clock having a high speed clock frequency and phase locking it to a lowest common reference frequency derived from a selected one of at least two reference clocks, the MPLL comprising:
- (a) a prescaler for reducing frequency of at least one of said at least two reference clocks, comprising a first multiplexer for multiplexing the high speed clock and the at least two reference clocks into a multiplexed clock; and
a divider circuit for reducing frequency of the multiplexed clock;
(b) a reference selector for selecting the selected one of said at least two reference clocks after its frequency has been reduced in the reference selector to the lowest common reference frequency;
(c) a phase detector for comparing the selected one of the at least two reference clocks with a feedback clock, and generating a frequency control voltage indicative of a phase error between the compared clocks;
(d) a voltage controlled oscillator (VCO) for generating the high speed clock having the high speed clock frequency based on the frequency control voltage until phase locking is indicated by a convergence of the phase error to a substantially constant value; and
(e) a feedback divider for processing the high speed clock into the feedback clock with the same lowest common reference frequency.
4 Assignments
0 Petitions
Accused Products
Abstract
A multi reference phase locked loop (MPLL) generates a high speed clock frequency and phase locks it to a lowest common reference frequency derived from a selected one of at least two reference clocks. One of the reference clocks is a system reference clock in a FBDIMM system, another may be a forwarded clock in an AMB2. A prescaler reduces the frequency of at least the forwarded clock to the lowest common reference frequency which is the frequency of the system reference clock. A PLL at the core of the MPLL may be locked to the forwarded clock or the system reference clock for generating a high speed clock. A feedback divider generates the feedback clock for the PLL as well as other clocks required in the system. Furthermore, the MPLL provides a number of clocking modes, including modes to facilitate testing and powering down of sections of the circuitry for conserving power.
89 Citations
20 Claims
-
1. A multi reference phase locked loop (MPLL) for generating a high speed clock having a high speed clock frequency and phase locking it to a lowest common reference frequency derived from a selected one of at least two reference clocks, the MPLL comprising:
-
(a) a prescaler for reducing frequency of at least one of said at least two reference clocks, comprising a first multiplexer for multiplexing the high speed clock and the at least two reference clocks into a multiplexed clock; and
a divider circuit for reducing frequency of the multiplexed clock;(b) a reference selector for selecting the selected one of said at least two reference clocks after its frequency has been reduced in the reference selector to the lowest common reference frequency; (c) a phase detector for comparing the selected one of the at least two reference clocks with a feedback clock, and generating a frequency control voltage indicative of a phase error between the compared clocks; (d) a voltage controlled oscillator (VCO) for generating the high speed clock having the high speed clock frequency based on the frequency control voltage until phase locking is indicated by a convergence of the phase error to a substantially constant value; and (e) a feedback divider for processing the high speed clock into the feedback clock with the same lowest common reference frequency. - View Dependent Claims (2, 3, 4, 5, 6, 7, 8, 9, 10)
-
-
11. A method for generating a high speed clock having a high speed clock frequency and phase locking it to a lowest common reference frequency derived from a selected one of at least two reference clocks, the method comprising:
-
(a) reducing frequency of at least one of said at least two reference clocks, comprising multiplexing the high speed clock and the at least two reference clocks into a multiplexed clock; and
reducing a frequency of the multiplexed clock;(b) selecting the selected one of said at least two reference clocks after its frequency has been reduced to the lowest common reference frequency; (c) comparing the selected one of the at least two reference clocks with a feedback clock, and generating a frequency control voltage indicative of a phase error between the compared clocks; (d) generating the high speed clock having the high speed clock frequency based on the frequency control voltage until phase locking is indicated by a convergence of the phase error to a substantially constant value; and (e) processing the high speed clock into the feedback clock with the same lowest common reference frequency. - View Dependent Claims (12, 13, 14, 15, 16, 17, 18, 19, 20)
-
Specification