Electroluminescent display device with scrolling addressing
First Claim
1. An active matrix electroluminescent display device comprising an array of display pixels arranged in rows and columns, each pixel comprising:
- an electroluminescent (EL) display element;
a drive transistor for driving a current through the display element;
means for directly interrupting the drive of current through the display element via a direct interrupt signal, said direct interruption means being provided in series with the electroluminescent display element; and
row driver circuitry for generating control voltages to be applied to the pixels in each row in sequence including a drive voltage as input to the interrupting means,wherein the row driver circuitry comprises a shift register arrangement and logic arrangement for generating the drive voltage for the interrupting means, the drive voltage for the interrupting means including a long emission time pulse for controlling the output of the display element, the long emission time pulse having a duration which can be varied up to substantially the full field period less the address period, and wherein the timing of the end of the long emission time pulse corresponds to the timing of the direct interrupt signal generated by the interrupting means for controlling the display element illumination time,wherein the signal or signals propagated through the shift register arrangement control the pulse duration.
4 Assignments
0 Petitions
Accused Products
Abstract
An active matrix electroluminescent display has means for interrupting the drive of current through the display element. Row driver circuitry for the display has a shift register and logic arrangement (50, 54) for generating the drive voltage for the interrupting means, and which includes a pulse having a duration which can be varied up to substantially the full field period less the address period. The signal or signals propagated through the shift register arrangement (50) control the pulse duration. This arrangement provides reduced driver complexity to allow control for the row by row addressing of the pixels with control of the overall light emission period of each row. The control enables a scrolling addressing scheme to be implemented.
11 Citations
17 Claims
-
1. An active matrix electroluminescent display device comprising an array of display pixels arranged in rows and columns, each pixel comprising:
-
an electroluminescent (EL) display element; a drive transistor for driving a current through the display element; means for directly interrupting the drive of current through the display element via a direct interrupt signal, said direct interruption means being provided in series with the electroluminescent display element; and row driver circuitry for generating control voltages to be applied to the pixels in each row in sequence including a drive voltage as input to the interrupting means, wherein the row driver circuitry comprises a shift register arrangement and logic arrangement for generating the drive voltage for the interrupting means, the drive voltage for the interrupting means including a long emission time pulse for controlling the output of the display element, the long emission time pulse having a duration which can be varied up to substantially the full field period less the address period, and wherein the timing of the end of the long emission time pulse corresponds to the timing of the direct interrupt signal generated by the interrupting means for controlling the display element illumination time, wherein the signal or signals propagated through the shift register arrangement control the pulse duration. - View Dependent Claims (2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12)
-
-
13. An active matrix electroluminescent display device comprising an array of display pixels arranged in rows and columns, each pixel comprising:
-
an electroluminescent (EL) display element; a drive transistor for driving a current through the display element; means for interrupting the drive of current through the display element; and row driver circuitry for generating control voltages to be applied to the pixels in each row in sequence including a drive voltage for the interrupting means, wherein the row driver circuitry comprises a shift register arrangement and logic arrangement for generating the drive voltage for the interrupting means, the drive voltage for the interrupting means including a pulse having a duration which can be varied up to substantially the full field period less the address period, wherein the signal or signals propagated through the shift register arrangement controls the pulse duration, wherein a first pulse from the shift register arrangement and logic arrangement is combined with a first template control signal or signals (A1, A2) to provide a first control signal or signals (A1r,A2r) for the addressing of the pixel, and a second pulse from the shift register arrangement and logic arrangement is combined with a second template control signal (A3) to provide the drive voltage (A3r) for the interrupting means both during the addressing of the pixel and during subsequent driving of the pixel. - View Dependent Claims (14, 15)
-
-
16. An active matrix electroluminescent display device comprising an array of display pixels arranged in rows and columns, each pixel comprising:
-
an electroluminescent (EL) display element; a drive transistor for driving a current through the display element;
means for interrupting the drive of current through the display element; androw driver circuitry for generating control voltages to be applied to the pixels in each row in sequence including a drive voltage for the interrupting means, wherein the row driver circuitry comprises a shift register arrangement and logic arrangement for generating the drive voltage for the interrupting means, the drive voltage for the interrupting means including a pulse having a duration which can be varied up to substantially the full field period less the address period, wherein the signal or signals propagated through the shift register arrangement controls the pulse duration, wherein each pixel comprises drive transistor threshold compensation circuitry, wherein the drive transistor threshold compensation circuitry comprises first and second capacitors connected in series between the gate and source of the drive transistor, a data input to the pixel being provided to the junction between the first and second capacitors thereby to charge the first capacitor to a voltage derived from the pixel data voltage, and a voltage derived from the drive transistor threshold voltage being stored on the second capacitor.
-
-
17. A method of driving an active matrix electroluminescent display device comprising an array of display pixels arranged in rows and columns, in which each pixel comprises an electroluminescent (EL) display element, a drive transistor for driving a current through the display element and means for directly interrupting the drive of current through the display element provided in series with the electroluminescent display element, the method comprising:
-
propagating a pulse or pulses through a shift register arrangement; using a pulse from the shift register arrangement to allow pixel addressing control voltages to be applied to the pixels of a row during an addressing period; using the shift register pulse or pulses to derive a drive voltage as input to the interrupting means including a long emission time pulse for controlling the output of the display element, the long emission time pulse having a duration which can be varied up to substantially the full field period less the addressing period; and applying the drive voltage for the interrupting means to the interrupting means after the pixel addressing period, the timing of the end of the pulse corresponding to the timing of an interrupt by the means for interrupting, wherein the shift register arrangement and logic arrangement comprises first and second shift register devices, each having a pulse propagating through them, and logic means for deriving a signal having a long emission time pulse derived from the difference in timing of the pulses propagating through the first and second shift register devices, and wherein said derived signal is synchronized to the frame time.
-
Specification