Non-volatile memory read/write verify
First Claim
1. An apparatus comprising control circuitry configured to write a logic state to a resistive sense element (RSE) while simultaneously verifying the written logic state of the RSE, a first sense amplifier coupled to the RSE which is used during said simultaneous verification, and a second sense amplifier coupled to the RSE which is used to read the written logic state of the RSE during a subsequent read operation.
5 Assignments
0 Petitions
Accused Products
Abstract
An apparatus and associated method for writing data to a non-volatile memory cell, such as a resistive random access memory (RRAM) cell. In some embodiments, a control circuitry is configured to write a logic state to a resistive sense element while simultaneously verifying the logic state of the resistive sense element.
-
Citations
20 Claims
- 1. An apparatus comprising control circuitry configured to write a logic state to a resistive sense element (RSE) while simultaneously verifying the written logic state of the RSE, a first sense amplifier coupled to the RSE which is used during said simultaneous verification, and a second sense amplifier coupled to the RSE which is used to read the written logic state of the RSE during a subsequent read operation.
-
10. A method comprising:
-
writing a logical state to a resistive sense element (RSE) by applying a write current to the RSE to write the logical state thereto, the applied write current generating a voltage drop across the RSE; and simultaneously verifying the written logical state of the RSE during the writing step by sensing said voltage drop. - View Dependent Claims (11, 12, 13, 14, 15)
-
-
16. A memory, comprising:
-
an array of memory cells each comprising a resistive sense element (RSE); a write circuit adapted to apply a write current to a selected memory cell of the array to write a logical state to the associated RSE of said cell, the write current generating a voltage drop across the cell; and a sense amplifier adapted to simultaneously verify the written logic state by comparing the voltage drop to a reference voltage. - View Dependent Claims (17, 18, 19, 20)
-
Specification