Semiconductor memory device
First Claim
Patent Images
1. A semiconductor memory cell comprising:
- a plurality of memory cells configured to store data having polarity corresponding to a direction of current flowing in first and second driving lines;
a current generator configured to generate a predetermined read current, apply the predetermined read current to the plurality of memory cells, and generate a data current corresponding variation of the read current according to the data; and
a current controller connected to a current path of the read current and configured to control a current amount of the read current.
1 Assignment
0 Petitions
Accused Products
Abstract
A semiconductor memory cell includes a plurality of memory cells configured to store data having polarity corresponding to a direction of current flowing in first and second driving lines, a current generator configured to generate a predetermined read current, apply the predetermined read current to the plurality of memory cells, and generate a data current corresponding variation of the read current according to the data and a current controller connected to a current path of the read current and configured to control a current amount of the read current.
-
Citations
15 Claims
-
1. A semiconductor memory cell comprising:
-
a plurality of memory cells configured to store data having polarity corresponding to a direction of current flowing in first and second driving lines; a current generator configured to generate a predetermined read current, apply the predetermined read current to the plurality of memory cells, and generate a data current corresponding variation of the read current according to the data; and a current controller connected to a current path of the read current and configured to control a current amount of the read current. - View Dependent Claims (2, 3, 4, 5, 6)
-
-
7. A semiconductor memory device, comprising:
-
a plurality of memory cells configured to store data having polarity corresponding to a direction of current flowing in a source line and a bit line; a cell current generator configured to generate a predetermined read current, apply the predetermined read current to the plurality of memory cells, and generate a data current corresponding to variation of the read current according to the data; a current controller connected to a current path of the read current and configured to control a current amount of the read current according to temperature information; a plurality of reference memory cell groups configured to store reference data having polarity corresponding to a direction of current flowing in a reference source line and a reference bit line; a reference current generator configured to generate a predetermined current, apply the predetermined current to the plurality of reference memory cells, and generate a reference current corresponding to the reference data; a reference current controller configured to control current applied to the plurality of reference memory cells according to the temperature information in the reference current generator; and a sense amplifier configured to sense and amplify the data current and the reference current. - View Dependent Claims (8, 9, 10, 11, 12, 13, 14, 15)
-
Specification