System to provide memory system power reduction without reducing overall memory system performance
First Claim
1. A memory system, comprising:
- a memory hub device integrated in a memory module;
a set of memory devices coupled to the memory hub device, wherein the memory hub device comprises a command queue that receives a memory access command from an external memory controller via a memory channel at a first operating frequency; and
a memory hub controller integrated in the memory hub device, wherein the memory hub controller reads the memory access command for the set of memory devices from the command queue at a second operating frequency, wherein receiving the memory access command at the first operating frequency and reading the memory access command at the second operating frequency implements a fully asynchronous boundary within the memory hub device, wherein, using the asynchronous boundary, the memory channel operates at a maximum designed operating bandwidth at the first operating frequency, and wherein the second operating frequency is independently decreased in order to reduce power being consumed by the set of memory devices.
2 Assignments
0 Petitions
Accused Products
Abstract
A memory system is provided that provides memory system power reduction without reducing overall memory system performance. The memory system comprises a memory hub device integrated in a memory module. The memory hub device comprises a command queue that receives a memory access command from an memory controller via a memory channel at a first operating frequency. The memory system also comprises a memory hub controller integrated in the memory hub device. The memory hub controller reads the memory access command from the command queue at a second operating frequency. By receiving the memory access command at the first operating frequency and reading the memory access command at the second operating frequency an asynchronous boundary is implemented. Using the asynchronous boundary, the memory channel operates at a maximum designed operating bandwidth while the second operating frequency is independently decreased to reduce power being consumed by the set of memory devices.
-
Citations
20 Claims
-
1. A memory system, comprising:
-
a memory hub device integrated in a memory module; a set of memory devices coupled to the memory hub device, wherein the memory hub device comprises a command queue that receives a memory access command from an external memory controller via a memory channel at a first operating frequency; and a memory hub controller integrated in the memory hub device, wherein the memory hub controller reads the memory access command for the set of memory devices from the command queue at a second operating frequency, wherein receiving the memory access command at the first operating frequency and reading the memory access command at the second operating frequency implements a fully asynchronous boundary within the memory hub device, wherein, using the asynchronous boundary, the memory channel operates at a maximum designed operating bandwidth at the first operating frequency, and wherein the second operating frequency is independently decreased in order to reduce power being consumed by the set of memory devices. - View Dependent Claims (2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12)
-
-
13. A data processing system, comprising:
-
a processor; and a memory coupled to the processor, wherein the memory comprises one or more memory modules, each memory module comprising; a memory hub device integrated in the memory module; a set of memory devices coupled to the memory hub device, wherein the memory hub device comprises a command queue that receives a memory access command from an external memory controller via a memory channel at a first operating frequency; and a memory hub controller integrated in the memory hub device, wherein the memory hub controller reads the memory access command for the set of memory devices from the command queue at a second operating frequency, wherein receiving the memory access command at the first operating frequency and reading the memory access command at the second operating frequency implements an asynchronous boundary within the memory hub device of the memory module, wherein, using the asynchronous boundary, the memory channel operates at a maximum designed operating bandwidth at the first operating frequency, and wherein the second operating frequency is independently decreased in order to reduce power being consumed by the set of memory devices. - View Dependent Claims (14, 15, 16, 17, 18, 19)
-
-
20. A method for implementing an asynchronous boundary in a memory module, comprising:
-
receiving, in a command queue of a memory hub device integrated in the memory module, a memory access command from an external memory controller via a memory channel at a first operating frequency; and reading, by a memory hub controller integrated in the memory hub device, the memory access command for the set of memory devices from the command queue at a second operating frequency, wherein receiving the memory access command at the first operating frequency and reading the memory access command at the second operating frequency implements the asynchronous boundary within the memory hub device of the memory module, wherein, using the asynchronous boundary, the memory channel operates at a maximum designed operating bandwidth at the first operating frequency, and wherein the second operating frequency is independently decreased in order to reduce power being consumed by the set of memory devices.
-
Specification