Variable resistive memory punchthrough access method

• US 7,936,583 B2
• Filed: 10/30/2008
• Issued: 05/03/2011
• Est. Priority Date: 10/30/2008
• Status: Active Grant

• Current Assignee: Seagate Technology LLC (Seagate Technology Holdings Plc)
• Original Assignee: Seagate Technology LLC (Seagate Technology Holdings Plc)
• Inventors: Liu, Hongyue, Lee, Brian, Carter, Andrew John Gjevre, Khoury, Maroun Georges
• Primary Examiner(s): Lam; David
• Application Number:
  US12/261,296
• Publication Number:
  US 20100110756A1
• Time in Patent Office: 915 Days
• Field of Search: 365/148, 365/171, 365/173, 365/158
• US Class Current: 365/148
• CPC Class Codes: G11C 11/1659 Cell access
• CPC Class Codes: G11C 11/1675 Writing or programming circuits or methods

Abstract

Variable resistive punchthrough access methods are described. The methods include switching a variable resistive data cell from a high resistance state to a low resistance state by passing a write current through the magnetic tunnel junction data cell in a first direction. The write current is provided by a transistor being electrically coupled to the variable resistive data cell and a source line. The write current passes through the transistor in punchthrough mode.

Claims

1. A method comprising:

switching a variable resistive data cell from a high resistance state to a low resistance state by passing a write current through the variable resistive data cell in a first direction, the write current provided by a transistor being electrically coupled to the variable resistive data cell and a source line, the write current passing through the transistor in punchthrough mode; and

switching the variable resistive data cell from a low resistance state to a high resistance state by passing a write current through the variable resistive data cell in a second direction opposing the first direction, the write current provided by the transistor, the write current passing through the transistor in punchthrough mode.

2. A method according to claim 1, wherein the transistor is a NMOS transistor or a PMOS transistor.

3. A method according to claim 1, wherein the variable resistive data cell is a magnetic tunnel junction data cell.

4. A method according to claim 3, wherein the magnetic tunnel junction data cell is a spin-transfer torque data cell.

5. A method according to claim 1, wherein the write current in the first direction has about the same magnitude as the write current in the second direction.

6. A method according to claim 1, further comprising passing a read current through the variable resistive data cell by activating a gate of the transistor.

7. A method according to claim 1, further comprising passing a read current through the variable resistive data cell, the read current passing through the transistor in punchthrough mode.

8. A method according to claim 1, wherein the write current in the first direction and the write current in the second direction is formed by a voltage difference across a source region and drain region of the transistor having a magnitude equal to or greater than a punchthrough voltage for the transistor.

9. A method comprising:

applying a punchthrough voltage across a first bit line and a source line to form a write current to switch a first variable resistive data cell from a high resistance state to a low resistance state, the write current passing through a first transistor being electrically coupled to the first variable resistive data cell and the first bit line, the write current passing through the transistor in punchthrough mode;

activating a common transistor to allow the write current to pass through the common transistor, the common transistor electrically coupled to the source line and the first variable resistive data cell, the common transistor electrically coupled to a second variable resistive data cell, the second variable resistive data cell electrically coupled to a second bit line via a second transistor.

10. A method according to claim 9, wherein the first and second variable resistive data cells are spin-transfer torque data cells.

11. A method according to claim 9, wherein the second bit line is grounded and current does not flow through the second transistor.