Structure for handling data requests
First Claim
Patent Images
1. A design structure embodied in a machine readable storage medium for at least one of designing, manufacturing, and testing a design, the design structure comprising:
- a computer system comprisinga CPU;
a memory controller;
memory;
a bus connecting the CPU, the memory controller, and the memory;
circuitry for providing a speculative read threshold, the speculative read threshold being a selected percentage of a total number of reads that can be speculatively issued;
circuitry for determining the speculative read threshold based on a percentage of read requests that pass coherency checking and require data from the memory controller; and
circuitry for intermixing demand reads and speculative reads in accordance with the speculative read threshold.
1 Assignment
0 Petitions
Accused Products
Abstract
A design structure embodied in a machine readable storage medium for designing, manufacturing, and/or testing a design is provided. The design structure generally includes a computer system that includes a CPU, a memory controller, memory, a bus connecting the CPU, memory controller and memory, circuitry for providing a speculative read threshold corresponding to a selected percentage of the total number of reads that can be speculatively issued, and circuitry for intermixing demand reads and speculative reads in accordance with the speculative read threshold.
-
Citations
7 Claims
-
1. A design structure embodied in a machine readable storage medium for at least one of designing, manufacturing, and testing a design, the design structure comprising:
a computer system comprising a CPU; a memory controller; memory; a bus connecting the CPU, the memory controller, and the memory; circuitry for providing a speculative read threshold, the speculative read threshold being a selected percentage of a total number of reads that can be speculatively issued; circuitry for determining the speculative read threshold based on a percentage of read requests that pass coherency checking and require data from the memory controller; and circuitry for intermixing demand reads and speculative reads in accordance with the speculative read threshold. - View Dependent Claims (2, 3, 4, 5, 6, 7)
Specification