Semiconductor package and method of making the same
First Claim
Patent Images
1. A semiconductor package comprising:
- a substrate;
a first die having a front side, a back side, and a plurality of through silicon interconnects, the first die being stacked onto the substrate; and
a second die having a front side, a back side, and a first plurality of conductive bumps formed at the back side of the second die, the second die being stacked onto the first die and having under-filled the first plurality of conductive bumps such that the first plurality of conductive bumps electrically communicate with the through silicon interconnects;
wherein a first mold material encapsulates the second die and the front side of the first die; and
a second mold material encapsulates the first die, the second die, and a plurality of solder interconnects.
4 Assignments
0 Petitions
Accused Products
Abstract
The present invention relates to semiconductor devices comprising two or more dies stacked vertically on top of one another, and methods of making the semiconductor devices. The methods may comprise a combination of wafer-level through silicon interconnect fabrication and wafer-level assembly processes.
55 Citations
3 Claims
-
1. A semiconductor package comprising:
-
a substrate; a first die having a front side, a back side, and a plurality of through silicon interconnects, the first die being stacked onto the substrate; and a second die having a front side, a back side, and a first plurality of conductive bumps formed at the back side of the second die, the second die being stacked onto the first die and having under-filled the first plurality of conductive bumps such that the first plurality of conductive bumps electrically communicate with the through silicon interconnects; wherein a first mold material encapsulates the second die and the front side of the first die; and a second mold material encapsulates the first die, the second die, and a plurality of solder interconnects. - View Dependent Claims (2, 3)
-
Specification