Low power high-speed output driver
First Claim
Patent Images
1. An apparatus, comprising:
- an input implemented to receive a differential input signal that includes a first input signal and a second input signal;
first and second switches;
first and second inverting switches;
a constant current source such that a first end of the constant current source is grounded and a second end of the constant current source directly connects to a first end of the first switch and a first end of the second switch;
a resistor that directly connects between a second end of the first switch and a second end of the second switch; and
an output implemented to output a differential output signal that includes a first output signal and a second output signal; and
wherein;
the first input signal is provided to the second inverting switch and the second switch such that the first input signal ensures that the second inverting switch is closed when the second switch is open;
the second input signal is provided to the first inverting switch and the first switch such that the second input signal ensures that the first inverting switch is closed when the first switch is open;
a first end of the first inverting switch directly connects to a power supply and a second end of the first inverting switch directly connects to the second end of the first switch;
a first end of the second inverting switch directly connects to the power supply and a second end of the second inverting switch directly connects to the second end of the second switchthe first output signal, having a respective high voltage level being that of the power supply, is output from a first end of the resistor; and
the second output signal, having a respective high voltage level being that of the power supply, is output from a second end of the resistor.
7 Assignments
0 Petitions
Accused Products
Abstract
Low power high-speed output driver. An array of switches (some of which are inverting switches whose connectivity is governed oppositely as the control signal provided to it) is implemented such that an input signal governs the connectivity of those switches. A resistor is coupled between the nodes interposed between the switches of the array, and an output signal is taken from the nodes at ends of the resistor. The high voltage level of such an output driver is truly the level of the power supply energizing the circuit (e.g., VDD) while still consuming relatively low power.
-
Citations
20 Claims
-
1. An apparatus, comprising:
-
an input implemented to receive a differential input signal that includes a first input signal and a second input signal; first and second switches; first and second inverting switches; a constant current source such that a first end of the constant current source is grounded and a second end of the constant current source directly connects to a first end of the first switch and a first end of the second switch; a resistor that directly connects between a second end of the first switch and a second end of the second switch; and an output implemented to output a differential output signal that includes a first output signal and a second output signal; and
wherein;the first input signal is provided to the second inverting switch and the second switch such that the first input signal ensures that the second inverting switch is closed when the second switch is open; the second input signal is provided to the first inverting switch and the first switch such that the second input signal ensures that the first inverting switch is closed when the first switch is open; a first end of the first inverting switch directly connects to a power supply and a second end of the first inverting switch directly connects to the second end of the first switch;
a first end of the second inverting switch directly connects to the power supply and a second end of the second inverting switch directly connects to the second end of the second switchthe first output signal, having a respective high voltage level being that of the power supply, is output from a first end of the resistor; and the second output signal, having a respective high voltage level being that of the power supply, is output from a second end of the resistor. - View Dependent Claims (2, 3, 4, 5, 6, 7, 8, 9, 10, 11)
-
-
12. An apparatus, comprising:
-
a first inverter implemented to invert a first input signal of a differential input signal; a second inverter implemented to invert a second input signal of the differential input signal; first and second switches; first and second inverting switches; a constant current source such that a first end of the constant current source is grounded and a second end of the constant current source directly connects to a first end of the first switch and a first end of the second switch; a resistor that directly connects a second end of the first switch and a second end of the second switch; and an output implemented to output a differential output signal that includes a first output signal and a second output signal; and
wherein;an output of the first inverter directly connects to the second inverting switch and the second switch such to ensure that the second inverting switch is closed when the second switch is open; an output of the second inverter directly connects to the first inverting switch and the first switch to ensure that the first inverting switch is closed when the first switch is open; the first output signal, having a respective high voltage level being that of a power supply, is output from a first end of the resistor; the second output signal, having a respective high voltage level being that of the power supply, is output from a second end of the resistor; a first end of the first inverting switch directly connects to the power supply and a second end of the first inverting switch directly connects to the second end of the first switch; and
a first end of the second inverting switch directly connects to the power supply and a second end of the second inverting switch directly connects to the second end of the second switch. - View Dependent Claims (13, 14, 15, 16)
-
-
17. An apparatus, comprising:
-
a first inverter implemented to invert a first input signal of a differential input signal; a second inverter implemented to invert a second input signal of the differential input signal; a flip-flop having two inputs that are coupled to inputs of the first inverter and the second inverter, respectively; first and second switches; first and second inverting switches; third and fourth switches that are respectively governed by two outputs of the flip-flop; a first constant current source such that a first end of the first constant current source is grounded and a second end of the first constant current source directly connects to a first end of the first switch and a first end of the second switch; a second constant current source such that a first end of the second constant current source is grounded and a second end of the second constant current source directly connects to a first end of the third switch and a first end of the fourth switch; a resistor that directly connects between a second end of the first switch and a second end of the second switch; and an output implemented to output a differential output signal that includes a first output signal and a second output signal; and
wherein;an output of the first inverter couples to the second inverting switch and the second switch such to ensure that the second inverting switch is closed when the second switch is open; an output of the second inverter couples to the first inverting switch and the first switch to ensure that the first inverting switch is closed when the first switch is open; the first output signal, having a respective high voltage level being that of a power supply, is output from a first end of the resistor; the second output signal, having a respective high voltage level being that of the power supply, is output from a second end of the resistor; a first end of the first inverting switch directly connects to a the power supply and a second end of the first inverting switch connects to the second end of the first switch; a first end of the second inverting switch directly connects to the power supply and a second end of the second inverting switch connects to the second end of the second switch; a second end of the third switch is coupled to the second end of the first switch; and a second end of the fourth switch is coupled to the second end of the second switch. - View Dependent Claims (18, 19, 20)
-
Specification