Digital reliability monitor having autonomic repair and notification capability
First Claim
Patent Images
1. An integrated circuit, comprising:
- an original circuit;
two or more redundant circuits;
a clock cycle counter configured to count cycles of a clock signal; and
a repair processor, said repair processor responsive to said clock cycle counter to;
(a) replace said original circuit with a first redundant circuit when said cycle counter reaches an initial predetermined count of a set of counts;
after (a), (b) replace a previously selected redundant circuit with another redundant circuit each time that said clock cycle counter reaches subsequent predetermined counts of said set of counts; and
(c) repeat (b) until no unselected redundant circuits have been selected.
5 Assignments
0 Petitions
Accused Products
Abstract
A circuit for preventing failure in an integrated circuit. The circuit including: an original circuit; one or more redundant circuits; and a repair processor, including a clock cycle counter configured to count pulses of a pulsed signal, the repair processor configured to (a) replace the original circuit with a first redundant circuit or (b) configured to select another redundant circuit, the selection in sequence from a second redundant circuit to a last redundant circuit, and to replace a previously selected redundant circuit with the selected redundant circuit each time the cycle counter reaches a predetermined count of a set of pre-determined cycle counts.
51 Citations
10 Claims
-
1. An integrated circuit, comprising:
-
an original circuit; two or more redundant circuits; a clock cycle counter configured to count cycles of a clock signal; and a repair processor, said repair processor responsive to said clock cycle counter to; (a) replace said original circuit with a first redundant circuit when said cycle counter reaches an initial predetermined count of a set of counts; after (a), (b) replace a previously selected redundant circuit with another redundant circuit each time that said clock cycle counter reaches subsequent predetermined counts of said set of counts; and (c) repeat (b) until no unselected redundant circuits have been selected. - View Dependent Claims (2, 3, 4, 5, 6, 7, 8)
-
-
9. An integrated circuit, comprising:
-
an original circuit; a clock cycle counter configured to count cycles of a clock signal; and a stress reduction circuit coupled to said original circuit and coupled to and responsive to a repair processor, said stress reduction circuit configured to modify one or more operating parameters of said original circuit when said clock cycle counter reaches a particular pre-determined count of cycles of said clock signal. - View Dependent Claims (10)
-
Specification