×

VLSI fabrication processes for introducing pores into dielectric materials

  • US 7,972,976 B1
  • Filed: 10/27/2009
  • Issued: 07/05/2011
  • Est. Priority Date: 01/31/2005
  • Status: Active Grant
First Claim
Patent Images

1. A method of forming a layer comprising conductive lines on a substrate, the method comprising:

  • (a) providing a layer of composite dielectric material on the substrate, wherein the composite dielectric material comprises a dielectric network and a porogen, and wherein the dielectric network comprises carbon-carbon unsaturated bonds, wherein the dielectric network is formed using a precursor selected from the group consisting of ethynyltrimethylsilane (ETMS), propargyltrimethylsilane (PTMS), propargyloxytrimethylsilane (POTMS), bis(trimethylsilyl)acetylene (BTMSA), 1,3-diethynyltetramethyldisiloxane (DTDS), dimethylmethoxysilaneacetylene (DMMOSA), methyldimethoxysilaneacetylene (MDMOSA), dimethylethoxysilaneacetylene (DMESA), methyldiethoxysilaneacetylene (MDEOSA), dimethylsilane-diacetylene (DMSDA) and methylsilane-triacetylene (MSTA);

    (b) patterning the layer of composite dielectric material to define paths for the conductive lines;

    (c) filling the paths with conductive material;

    (d) after filling the paths in (c), removing at least some of the porogen from the layer of composite dielectric material to produce a porous dielectric network.

View all claims
  • 0 Assignments
Timeline View
Assignment View
    ×
    ×