Apparatus and methods for through substrate via test
First Claim
Patent Images
1. An apparatus, comprising:
- a floating potential reference, the floating potential reference being a first voltage reference source;
a plurality of operational amplifiers in a first chip of a plurality of chips, the plurality of chips arranged in a vertical stack, each one connected between the floating potential reference and a top portion of one of a plurality of series connected electrical through substrate vias in the vertical stack;
a plurality of enable switches in a second chip of the plurality of chips in the vertical stack, each connected between a bottom portion of the plurality of series connected electrical through substrate vias and a second potential reference, the second potential reference being a second voltage reference source;
a first resistor connected between the second potential reference and a power supply; and
a second resistor connected between the second potential reference and a bottom portion of a test series connected electrical through substrate vias, where a top portion of the test series connected electrical through substrate vias are connected to the floating potential reference.
8 Assignments
0 Petitions
Accused Products
Abstract
A stack of vertically-connected, horizontally-oriented integrated circuits (ICs) may have electrical connections from the front side of one IC to the back side of another IC. Electrical signals may be transferred from the back side of one IC to the front side of the same IC by means of through substrate vias (TSVs), which may include through silicon vias. Electronic apparatus, systems, and methods may operate to test and/or replace defective TSVs. Additional apparatus, systems and methods are disclosed.
-
Citations
12 Claims
-
1. An apparatus, comprising:
-
a floating potential reference, the floating potential reference being a first voltage reference source; a plurality of operational amplifiers in a first chip of a plurality of chips, the plurality of chips arranged in a vertical stack, each one connected between the floating potential reference and a top portion of one of a plurality of series connected electrical through substrate vias in the vertical stack; a plurality of enable switches in a second chip of the plurality of chips in the vertical stack, each connected between a bottom portion of the plurality of series connected electrical through substrate vias and a second potential reference, the second potential reference being a second voltage reference source; a first resistor connected between the second potential reference and a power supply; and a second resistor connected between the second potential reference and a bottom portion of a test series connected electrical through substrate vias, where a top portion of the test series connected electrical through substrate vias are connected to the floating potential reference. - View Dependent Claims (2, 3)
-
-
4. An apparatus, comprising:
-
a first voltage reference source; a plurality of operational amplifiers connected to the first voltage reference source in a first chip of a plurality of chips, the plurality of chips arranged in a vertical stack, each of the plurality of operational amplifiers connected to an end of one of a plurality of series connected electrical through substrate vias in the vertical stack; and a second end of each of the plurality of series connected electrical through substrate vias connected to a second voltage reference source in a second chip of the plurality of chips. - View Dependent Claims (5, 6, 7, 8)
-
-
9. An apparatus, comprising:
-
a first potential reference, the first potential reference being a first voltage reference source; at least two operational amplifiers in a first chip of a plurality of chips, the plurality of chips arranged in a vertical stack, each operational amplifier connected to the first potential reference, a current source, and a first end of a plurality of series connected electrical through substrate vias in the vertical stack; at least one state machine connected to the first potential reference and a first end of a series connected group of test through substrate vias, each of the series connected group of test through substrate vias also connected to an enable transistor connected to a portion of circuitry having a selected resistance and capacitance; and a second potential reference connected to a second end of the plurality of series connected electrical through substrate vias in a second chip of the plurality of chips in the vertical stack, the second potential reference connected to a termination resistor connected to a second end of the series connected group of test through substrate vias, the second potential reference being a second voltage reference source. - View Dependent Claims (10, 11, 12)
-
Specification