NAND flash memory
First Claim
1. A NAND flash memory that is read while a selected bit line and a non-selected bit line are adjacent to each other, comprising:
- a memory cell array having a plurality of blocks each of which is composed of a plurality of memory cell units, each of said memory cell units having a plurality of electrically rewritable memory cells that are connected to each other and composed of a p-type well surrounded by an n-type well formed in a p-type semiconductor substrate, drain-side select gate transistors each of which connects a memory cell unit to a bit line and is connected to a drain-side select gate line at a first gate thereof, and source-side select gate transistors each of which connects a memory cell unit to a source line and is connected to a source-side select gate line at a second gate thereof,whereina first bit line that is selected is charged when the p-type semiconductor substrate is set at a ground potential, and the source lines, the n-type wells, the p-type wells, and a second bit line that is not selected are in a floating state.
0 Assignments
0 Petitions
Accused Products
Abstract
A NAND flash memory that is read while a selected bit line and a non-selected bit line are adjacent to each other, has a memory cell array having a plurality of blocks each of which is composed of a plurality of memory cell units, each of the memory cell units having a plurality of electrically rewritable memory cells that are connected to each other, wherein a bit line that is selected by a sense amplifier is charged in a state where a drain-side select gate line, a source-side select gate line and a p-type semiconductor substrate are set at a ground potential, and source lines, n-type wells, p-type wells, and a bit line that is not selected by the sense amplifier are in a floating state.
-
Citations
12 Claims
-
1. A NAND flash memory that is read while a selected bit line and a non-selected bit line are adjacent to each other, comprising:
-
a memory cell array having a plurality of blocks each of which is composed of a plurality of memory cell units, each of said memory cell units having a plurality of electrically rewritable memory cells that are connected to each other and composed of a p-type well surrounded by an n-type well formed in a p-type semiconductor substrate, drain-side select gate transistors each of which connects a memory cell unit to a bit line and is connected to a drain-side select gate line at a first gate thereof, and source-side select gate transistors each of which connects a memory cell unit to a source line and is connected to a source-side select gate line at a second gate thereof, wherein a first bit line that is selected is charged when the p-type semiconductor substrate is set at a ground potential, and the source lines, the n-type wells, the p-type wells, and a second bit line that is not selected are in a floating state. - View Dependent Claims (2, 3, 4)
-
-
5. A NAND flash memory that is read while a selected bit line and a non-selected bit line are adjacent to each other, comprising:
-
a memory cell array having a plurality of blocks each of which is composed of a plurality of memory cell units, each of said memory cell units having a plurality of electrically rewritable memory cells that are connected to each other and composed of a p-type well surrounded by an n-type well formed in a p-type semiconductor substrate, drain-side select gate transistors each of which connects a memory cell unit to a bit line and is connected to a drain-side select gate line at a first gate thereof, and source-side select gate transistors each of which connects a memory cell unit to a source line and is connected to a source-side select gate line at a second gate thereof, wherein a first bit line that is selected is charged to a first potential at the same time as the p-type semiconductor substrate being set at a ground potential, and the source lines, the n-type wells, the p-type wells, and a second bit line that is not selected being charged to a second potential that is between said first potential and said ground potential. - View Dependent Claims (6, 7, 8)
-
-
9. A NAND flash memory that is read while a selected bit line and a non-selected bit line are adjacent to each other, comprising:
-
a memory cell array having a plurality of blocks each of which is composed of a plurality of memory cell units, each of said memory cell units having a plurality of electrically rewritable memory cells that are connected to each other and composed of a p-type well surrounded by an n-type well formed in a p-type semiconductor substrate, drain-side select gate transistors each of which connects a memory cell unit to a hit line and is connected to a drain-side select gate line at a first gate thereof, and source-side select gate transistors each of which connects a memory cell unit to a source line and is connected to a source-side select gate line at a second gate thereof, wherein a first bit line that is selected is charged to a first potential while the p-type semiconductor substrate is being set at a ground potential, and the source lines, the n-type wells, the p-type wells, and a second bit line that is not selected are being charged to a second potential that is between said first potential and said ground potential. - View Dependent Claims (10, 11, 12)
-
Specification