Concurrent code checker and hardware efficient high-speed I/O having built-in self-test and debug features
First Claim
Patent Images
1. A high-speed input/output (HSIO) receiver comprising:
- a deserializer configured for deserializing incoming serialized encoded data into an encoded data packet;
a code book configured to determine whether the encoded data packet is invalid, the code book including all valid code words of an encoding scheme and at least some invalid code words of the encoding scheme so long as the invalid code words satisfy at least one integrated circuit (IC) production test specification for performing a built-in self-test of an integrated circuit under test;
specification logic configured to check if the encoded data packet is valid or invalid, an invalid data packet violating the specifications of the code book; and
data packet error logic for registering a transmission error, in operation, if the encoded data packet is invalid.
5 Assignments
0 Petitions
Accused Products
Abstract
Method, device, and system for testing for errors in high-speed input/output systems. System and device may include a concurrent code checker for checking for errors in encoded data packets through data packets static properties and dynamic properties of the data stream including the packets. Method may involve detecting invalid encoded packets using the data packets static properties and the dynamic properties of the data stream including the packets. Method for optimizing a design of a concurrent code checker logic using don'"'"'t-care conditions, and concurrent code checker circuit having reduce logic element and semiconductor area requirements.
26 Citations
56 Claims
-
1. A high-speed input/output (HSIO) receiver comprising:
-
a deserializer configured for deserializing incoming serialized encoded data into an encoded data packet; a code book configured to determine whether the encoded data packet is invalid, the code book including all valid code words of an encoding scheme and at least some invalid code words of the encoding scheme so long as the invalid code words satisfy at least one integrated circuit (IC) production test specification for performing a built-in self-test of an integrated circuit under test; specification logic configured to check if the encoded data packet is valid or invalid, an invalid data packet violating the specifications of the code book; and data packet error logic for registering a transmission error, in operation, if the encoded data packet is invalid. - View Dependent Claims (2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32)
-
-
33. A high-speed input/output (HSIO) receiver comprising:
-
means for deserializing incoming serialized encoded data into an encoded data packet; code book means for determining whether the encoded data packet is invalid, the code book means including all valid code words of an encoding scheme and at least some invalid code words of the encoding scheme so long as the invalid code words satisfy at least one integrated circuit (IC) production test specification for performing a built-in self-test of an integrated circuit under test; specification logic means for checking if the encoded data packet is valid or invalid, an invalid data packet violating the specifications of the code book; and registration means for registering a data packet transmission error, in operation, if the encoded data packet is invalid.
-
-
34. A method for operating a high-speed input/output (HSIO) receiver comprising:
-
deserializing incoming serialized encoded data into an encoded data packet; determining using a code book whether the encoded data packet is invalid, the code book means including all valid code words of an encoding scheme and at least some invalid code words of the encoding scheme so long as the invalid code words satisfy at least one integrated circuit (IC) production test specification for performing a built-in self-test of an integrated circuit under test; checking if the encoded data packet is valid or invalid, an invalid data packet violating an integrated circuit (IC) production logic test specification of the code book; and registering a data packet transmission error, in operation, if the encoded data packet is invalid. - View Dependent Claims (35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55)
-
-
56. A non-transient computer readable media comprising a computer program stored therein including instructions for controlling the operation of a high-speed input/output (HSIO) receiver including a computing device having a processing logic, the instructions including instructions for performing the steps of a method for receiving comprising:
-
deserializing incoming serialized encoded data into an encoded data packet; determining using a code book whether the encoded data packet is invalid, the code book means including all valid code words of an encoding scheme and at least some invalid code words of the encoding scheme so long as the invalid code words satisfy at least one integrated circuit (IC) production test specification for performing a built-in self-test of an integrated circuit under test; checking if the encoded data packet is valid or invalid, an invalid data packet violating an integrated circuit (IC) production logic test specification of the code book; and registering a data packet transmission error, in operation, if the encoded data packet is invalid.
-
Specification