Stacked bit line dual word line nonvolatile memory
First Claim
Patent Images
1. A memory device, comprising:
- a substrate having a substrate surface;
a plurality of polysilicon lines substantially orthogonal to the substrate surface;
first and second conductive lines over the substrate adjacent respective first and second side surface areas on the plurality of polysilicon lines;
a plurality of first level memory cells between the first conductive line and the first side surface areas of the plurality of polysilicon lines;
a plurality of second level memory cells between the second conductive line and the second side surface areas of the plurality of polysilicon lines, wherein the first level memory cells are over the second level memory cells; and
a plurality of third conductor lines orthogonal to the first and second conductor lines and to the plurality of polysilicon lines, and coupled to respective polysilicon lines in the plurality of polysilicon lines.
0 Assignments
0 Petitions
Accused Products
Abstract
An arrangement of nonvolatile memory devices, having at least one memory device level stacked level by level above a semiconductor substrate, each memory level comprising an oxide layer substantially disposed above a semiconductor substrate, a plurality of word lines substantially disposed above the oxide layer; a plurality of bit lines substantially disposed above the oxide layer; a plurality of via plugs substantially in electrical contact with the word lines and, an anti-fuse dielectric material substantially disposed on side walls beside the bit lines and substantially in contact with the plurality of bit lines side wall anti-fuse dielectrics.
23 Citations
15 Claims
-
1. A memory device, comprising:
-
a substrate having a substrate surface; a plurality of polysilicon lines substantially orthogonal to the substrate surface; first and second conductive lines over the substrate adjacent respective first and second side surface areas on the plurality of polysilicon lines; a plurality of first level memory cells between the first conductive line and the first side surface areas of the plurality of polysilicon lines; a plurality of second level memory cells between the second conductive line and the second side surface areas of the plurality of polysilicon lines, wherein the first level memory cells are over the second level memory cells; and a plurality of third conductor lines orthogonal to the first and second conductor lines and to the plurality of polysilicon lines, and coupled to respective polysilicon lines in the plurality of polysilicon lines. - View Dependent Claims (2, 3, 4, 5, 6)
-
-
7. A memory device, comprising:
-
a substrate; a plurality of word lines and a plurality of bit lines over the substrate, the bit lines in the plurality of bit lines being disposed in a plurality of levels; a plurality of plugs electrically coupled with the word lines; a first memory cell disposed on a sidewall of one of the plugs in the plurality of plugs, and between one of the bit lines in the plurality of bit lines and said one of the plugs; and a second memory cell disposed on a sidewall of another one of the plugs in the plurality of plugs, and between another one of the bit lines in the plurality of bit lines and said another one of the plugs, wherein the first and second memory cells are not at the same level. - View Dependent Claims (8, 9, 10, 11, 12)
-
-
13. A memory device, comprising:
-
a substrate; first and second word lines over the substrate; a first plug coupled to the first word line, and orthogonal to the first word line and the substrate; a second plug coupled to the second word line, and orthogonal to the second word line and the substrate; a first plurality of memory cells disposed on a first side wall beside the first plug; and a second plurality of memory cells disposed on a second sidewall beside the second plug, wherein the first word line is over the second word line. - View Dependent Claims (14, 15)
-
Specification