Highly integrated media access control
First Claim
1. An apparatus to process an egress signal within a media access controller integrated circuit (MAC IC), comprising:
- an egress postprocessor configured to process a frame of data, the egress postprocessor comprising;
a header postprocessor configured to deconcatenate a header from the frame of data,a payload header suppression/expansion (PHS) processor configured to expand a payload header suppressed packet from the header based upon one or more PHS rules to provide an expanded frame of data, anda packet direct memory access (DMA) module configured to send the expanded frame of data for storage in a memory.
7 Assignments
0 Petitions
Accused Products
Abstract
A supervisory communications device, such as a headend device within a communications network, monitors and controls communications with a plurality of remote communications devices throughout a widely distributed network. The supervisory device allocates bandwidth on the upstream channels by sending MAP messages over its downstream channel. A highly integrated media access controller integrated circuit (MAC IC) operates within the headend to provide lower level processing on signals exchanged with the remote devices. The enhanced functionality of the MAC IC relieves the processing burden on the headend CPU and increases packet throughput. The enhanced functionality includes header suppression and expansion, DES encryption and decryption, fragment reassembly, concatenation, and DMA operations
-
Citations
18 Claims
-
1. An apparatus to process an egress signal within a media access controller integrated circuit (MAC IC), comprising:
an egress postprocessor configured to process a frame of data, the egress postprocessor comprising; a header postprocessor configured to deconcatenate a header from the frame of data, a payload header suppression/expansion (PHS) processor configured to expand a payload header suppressed packet from the header based upon one or more PHS rules to provide an expanded frame of data, and a packet direct memory access (DMA) module configured to send the expanded frame of data for storage in a memory. - View Dependent Claims (2, 3, 4, 5, 9)
-
6. An apparatus to process an egress signal within a media access controller integrated circuit (MAC IC), comprising:
-
a fragment reassembly controller configured to identify a fragmented frame from a payload of the egress signal and to reassemble one or more fragmented frames to provide a frame of data; and an egress postprocessor configured to process the frame of data, the egress postprocessor comprising; a header postprocessor configured to deconcatenate a header from the frame of data, and a payload header suppression/expansion (PHS) processor configured to expand a payload header suppressed packet from the header based upon one or more PHS rules to provide an expanded frame of data. - View Dependent Claims (7, 8)
-
-
10. A method for processing an egress signal within a media access controller integrated circuit (MAC IC), comprising:
-
(a) deconcatenating, by the MAC IC, a header from a frame of data; (b) expanding, by the MAC IC, a payload header suppressed packet from the header based upon one or more payload header suppression/expansion (PHS) rules to provide an expanded frame of data; and (c) sending, by the MAC IC, the expanded frame of data for storage in a memory. - View Dependent Claims (11, 12, 13, 14, 18)
-
-
15. A method for processing an egress signal within a media access controller integrated circuit (MAC IC), comprising:
-
(a) deconcatenating, by the MAC IC, a header from a frame of data; (b) expanding, by the MAC IC, a payload header suppressed packet from the header based upon one or more payload header suppression/expansion (PHS) rules to provide an expanded frame of data; and (c) identifying, by the MAC IC, a fragmented frame from a payload of the egress signal and to reassemble one or more fragmented frames to provide the frame of data. - View Dependent Claims (16, 17)
-
Specification