Method and apparatus for generating a target frequency having an over-sampled data rate using a system clock having a different frequency
First Claim
1. A circuit for generating a target frequency having an over-sampled data rate using a system clock having a different frequency, the circuit, comprising:
- a digital phase locked loop coupled to the system clock, the digital phase locked loop having an oscillator output and an oscillator input, wherein the digital phase locked loop comprises a digital numerical controlled oscillator comprising,a multi-bit integrator having a multi-bit numerical input and a single bit overflow output, when, in operation, the multi-bit integrator is clocked by the system clock, wherein, the multi-bit integrator comprises;
a multi-bit full adder having an adder output and the multi-bit numerical input; and
a multi-bit register coupled to the adder output;
an extra pulse eliminator coupled to the oscillator output, the extra pulse eliminator having an extra pulse eliminator output; and
one or more frequency dividers coupled to an extra pulse eliminator output.
1 Assignment
0 Petitions
Accused Products
Abstract
Method and apparatus for generating a target frequency having an over-sampled data rate using a system clock having a different frequency are disclosed. In one aspect of the present disclosure, the circuit includes, a digital phase locked loop coupled to the system clock. The digital phase locked loop including an oscillator output and an oscillator input. The circuit further comprises an extra pulse eliminator coupled to the oscillator output. The extra pulse eliminator includes an extra pulse eliminator output. One or more frequency dividers may be coupled to an extra pulse eliminator output.
28 Citations
15 Claims
-
1. A circuit for generating a target frequency having an over-sampled data rate using a system clock having a different frequency, the circuit, comprising:
-
a digital phase locked loop coupled to the system clock, the digital phase locked loop having an oscillator output and an oscillator input, wherein the digital phase locked loop comprises a digital numerical controlled oscillator comprising, a multi-bit integrator having a multi-bit numerical input and a single bit overflow output, when, in operation, the multi-bit integrator is clocked by the system clock, wherein, the multi-bit integrator comprises; a multi-bit full adder having an adder output and the multi-bit numerical input; and a multi-bit register coupled to the adder output; an extra pulse eliminator coupled to the oscillator output, the extra pulse eliminator having an extra pulse eliminator output; and one or more frequency dividers coupled to an extra pulse eliminator output. - View Dependent Claims (2)
-
-
3. A circuit for generating a target frequency having an over-sampled data rate using a system clock having a different frequency, the circuit, comprising:
-
a digital phase locked loop coupled to the system clock, the digital phase locked loop comprising a digital numerical controlled oscillator having an oscillator output and an oscillator input; an extra pulse eliminator coupled to the oscillator output, the extra pulse eliminator having an extra pulse eliminator output; one or more frequency dividers coupled to an extra pulse eliminator output; and an N-calculator coupled to the oscillator input, wherein the N-calculator comprises; a one-shot edge detector comprising a detector output; a frequency counter coupled to the detector output, the frequency counter comprising a counter output; an error calculator coupled to the counter output, the error calculator comprising a calculator output; and a frequency index calculator coupled to the counter output, the frequency index calculator comprising a calculator output coupled to an input of the digital numerical controlled oscillator. - View Dependent Claims (4, 5, 6, 7)
-
-
8. A method for generating an internal clock signal from a system clock, comprising:
-
identifying a frequency of a left-right clock; determining a driver signal based on a target frequency of the internal clock signal and an over-sampled data rate determined according to the frequency of the left-right clock; applying the driver signal to a phase detector of a digital numerical controlled oscillator, the digital numerical controlled oscillator comprises an output; and retrieving a most significant overflow bit of the output to generate the internal clock signal. - View Dependent Claims (9, 10, 11, 12, 13, 14, 15)
-
Specification