Post passivation interconnection schemes on top of IC chip
First Claim
Patent Images
1. A chip comprising:
- a silicon substrate;
a first internal circuit in or on said silicon substrate;
a driver, receiver or I/O circuit in or on said silicon substrate;
a dielectric layer over said silicon substrate;
a first interconnecting structure over said silicon substrate and in said dielectric layer, wherein said first interconnecting structure is connected to a first terminal of said driver, receiver or I/O circuit;
a first via in said dielectric layer and vertically over said first internal circuit, wherein said first via is connected to said first internal circuit;
a passivation layer over said dielectric layer, wherein said passivation layer comprises a nitride;
a second via in said passivation layer, wherein said second via is connected to said first interconnecting structure;
a third via in said passivation layer and vertically over said first via, wherein said third via is connected to said first via; and
a second interconnecting structure over said passivation layer, wherein said second interconnecting structure is connected to said second and third vias, wherein said first terminal is connected to said first internal circuit through, in sequence, said first interconnecting structure, said second via, said second interconnecting structure, said third via and said first via.
3 Assignments
0 Petitions
Accused Products
Abstract
A new method is provided for the creation of interconnect lines. Fine line interconnects are provided in a first layer of dielectric overlying semiconductor circuits that have been created in or on the surface of a substrate. A layer of passivation is deposited over the layer of dielectric, a thick second layer of dielectric is created over the surface of the layer of passivation. Thick and wide interconnect lines are created in the thick second layer of dielectric. The first layer of dielectric may also be eliminated, creating the wide thick interconnect network on the surface of the layer of passivation that has been deposited over the surface of a substrate.
-
Citations
20 Claims
-
1. A chip comprising:
-
a silicon substrate; a first internal circuit in or on said silicon substrate; a driver, receiver or I/O circuit in or on said silicon substrate; a dielectric layer over said silicon substrate; a first interconnecting structure over said silicon substrate and in said dielectric layer, wherein said first interconnecting structure is connected to a first terminal of said driver, receiver or I/O circuit; a first via in said dielectric layer and vertically over said first internal circuit, wherein said first via is connected to said first internal circuit; a passivation layer over said dielectric layer, wherein said passivation layer comprises a nitride; a second via in said passivation layer, wherein said second via is connected to said first interconnecting structure; a third via in said passivation layer and vertically over said first via, wherein said third via is connected to said first via; and a second interconnecting structure over said passivation layer, wherein said second interconnecting structure is connected to said second and third vias, wherein said first terminal is connected to said first internal circuit through, in sequence, said first interconnecting structure, said second via, said second interconnecting structure, said third via and said first via. - View Dependent Claims (2, 3, 4, 5, 6)
-
-
7. A chip comprising:
-
a silicon substrate; a first internal circuit in or on said silicon substrate; a driver, receiver or I/O circuit in or on said silicon substrate; a dielectric layer over said silicon substrate; a first interconnecting structure over said silicon substrate and in said dielectric layer, wherein said first interconnecting structure is connected to a first terminal of said driver, receiver or I/O circuit; a first via in said dielectric layer and vertically over said first internal circuit, wherein said first via is connected to said first internal circuit; a passivation layer over said dielectric layer, wherein said passivation layer comprises a nitride; a polymer layer over said passivation layer; a second via in said polymer layer, wherein said second via is connected to said first interconnecting structure; a third via in said polymer layer and vertically over said first via, wherein said third via is connected to said first via; and a second interconnecting structure in said polymer layer and over said passivation layer, wherein said second interconnecting structure is connected to said second and third vias, wherein said first terminal is connected to said first internal circuit through, in sequence, said first interconnecting structure, said second via, said second interconnecting structure, said third via and said first via. - View Dependent Claims (8, 9, 10, 11, 12)
-
-
13. A chip comprising:
-
a silicon substrate; a first internal circuit in or on said silicon substrate; a driver, receiver or I/O circuit in or on said silicon substrate; a dielectric layer over said silicon substrate; a first interconnecting structure over said silicon substrate and in said dielectric layer, wherein said first interconnecting structure is connected to a first terminal of said drive, receiver or I/O circuit; a second interconnecting structure over said silicon substrate and in said dielectric layer, wherein said second interconnecting structure is connected to said first internal circuit; a passivation layer over said dielectric layer, wherein said passivation layer comprises a nitride; a first via in said passivation layer, wherein said first via is connected to said first inter connecting structure; a second via in said passivation layer, wherein said second via is connected to said second interconnecting structure; a third interconnecting structure over said passivation layer, wherein said third interconnecting structure is connected to said first and second vias, wherein said first terminal is connected to said first internal circuit though, in sequence, said first interconnecting structure, said first via, said third interconnecting structure, said second via and said second interconnecting structure; and an external connection point connected to a second terminal of said driver, receiver or I/O circuit, wherein said driver, receiver or I/O circuit is connected in series between said first interconnecting structure and said external connection point. - View Dependent Claims (14, 15, 16, 17, 18, 19, 20)
-
Specification