Command interface systems and methods
First Claim
Patent Images
1. A method comprising:
- executing internal commands in an electronic device, the internal commands being carried by internal command signals during a first mode of operation of the electronic device;
receiving external command signals in the electronic device to indicate an end of the first mode;
suspending the execution of commands comprising the internal commands and external commands during a transfer period; and
executing the external commands in the electronic device during a second mode of operation following the transfer period, the external commands being carried by the external command signals.
8 Assignments
0 Petitions
Accused Products
Abstract
Apparatus, systems, and methods are disclosed that operate within a memory to execute internal commands, to suspend the execution of commands during a transfer period, and to execute external commands following the transfer period. Additional apparatus, systems, and methods are disclosed.
-
Citations
30 Claims
-
1. A method comprising:
-
executing internal commands in an electronic device, the internal commands being carried by internal command signals during a first mode of operation of the electronic device; receiving external command signals in the electronic device to indicate an end of the first mode; suspending the execution of commands comprising the internal commands and external commands during a transfer period; and executing the external commands in the electronic device during a second mode of operation following the transfer period, the external commands being carried by the external command signals. - View Dependent Claims (2, 3, 4, 5, 6, 7, 8)
-
-
9. A method comprising:
-
executing internal commands with a command decoder in a memory device; disabling the command decoder during a transfer period; and executing external commands with the command decoder in the memory device following the transfer period. - View Dependent Claims (10, 11, 12, 13, 14, 15)
-
-
16. An apparatus comprising:
-
a memory device including an array of memory cells; a command decoder to decode and execute internal commands and external commands with respect to the array of memory cells; and a controller to generate the internal commands during a first mode of operation, the command decoder to decode and execute the internal commands, the controller to generate an internal command to disable the command decoder during a transfer period between the first mode of operation and a second mode of operation, the command decoder to decode and execute the external commands during the second mode of operation. - View Dependent Claims (17, 18, 19, 20, 21, 22)
-
-
23. A system comprising:
-
a processor coupled to a bus to generate external command signals on the bus; a dynamic random access memory device including an array of memory cells coupled to the bus to receive the external command signals from the processor, the memory device including; a command decoder to decode and execute internal command signals and the external command signals; and a controller to generate the internal command signals during a sleep mode of operation, the controller to disable the command decoder during a transfer period between the sleep mode of operation and a normal mode of operation, the command decoder to decode and execute the external command signals during a normal mode of operation. - View Dependent Claims (24, 25, 26, 27, 28, 29, 30)
-
Specification