Optimizing preemptible read-copy update for low-power usage by avoiding unnecessary wakeups
First Claim
1. A method for low-power detection of a grace period for deferring the destruction of a shared data element until pre-existing references to the data element are removed, comprising:
- implementing a grace period processing action that requires a response from a processor that may be running a preemptible reader of said shared data element before further grace period processing can proceed;
determining a power and reader status of said processor; and
proceeding with grace period processing without said response if said power and reader status indicates that said response is unnecessary.
5 Assignments
0 Petitions
Accused Products
Abstract
A technique for low-power detection of a grace period for deferring the destruction of a shared data element until pre-existing references to the data element have been removed. A grace period processing action is implemented that requires a response from a processor that may be running a preemptible reader of said shared data element before further grace period processing can proceed. A power and reader status of the processor is also determined. Grace period processing may proceed despite the absence of a response from the processor if the power and reader status indicates that an actual response from the processor is unnecessary.
-
Citations
20 Claims
-
1. A method for low-power detection of a grace period for deferring the destruction of a shared data element until pre-existing references to the data element are removed, comprising:
-
implementing a grace period processing action that requires a response from a processor that may be running a preemptible reader of said shared data element before further grace period processing can proceed; determining a power and reader status of said processor; and proceeding with grace period processing without said response if said power and reader status indicates that said response is unnecessary. - View Dependent Claims (2, 3, 4, 5, 6)
-
-
7. A system adapted for low-power detection of a grace period for deferring the destruction of a shared data element until pre-existing references to the data element are removed, comprising:
-
one or more processors; a memory coupled to said one or more processors, said memory including a computer useable medium tangibly embodying at least one program of instructions executable by said processor to perform operations, comprising; implementing a grace period processing action that requires a response from a processor that may be running a preemptible reader of said shared data element before further grace period processing can proceed; determining a power and reader status of said processor; and proceeding with grace period processing without said response if said power and reader status indicates that said response is unnecessary. - View Dependent Claims (8, 9, 10, 11, 12)
-
-
13. A computer program product for low-power detection of a grace period for deferring the destruction of a shared data element until pre-existing references to the data element are removed, comprising:
-
one or more machine-useable non-transitory media; logic provided by said one or more media for programming a data processing platform to operate as by; implementing a grace period processing action that requires a response from a processor that may be running a preemptible reader of said shared data element before further grace period processing can proceed; determining a power and reader status of said processor; and proceeding with grace period processing without said response if said power and reader status indicates that said response is unnecessary. - View Dependent Claims (14, 15, 16, 17, 18)
-
-
19. A computer program product for low-power detection of a grace period for deferring the destruction of a shared data element until pre-existing references to the data element are removed, comprising:
-
one or more machine-useable non-transitory media; logic provided by said one or more media for programming a data processing platform to operate as by; implementing a grace period processing action that requires a response from a processor that may be running a preemptible reader of said shared data element before further grace period processing can proceed; determining a power and reader status of said processor; proceeding with grace period processing without said response if said power and reader status indicates that said response is unnecessary; said power and reader status comprising said processor being in either of
1) a non-low-power state or a low-power state with concurrent reader processing, or
2) a low-power state without concurrent reader processing;said low-power state including said processor being in a dynamic tick timer mode and said low-power state with concurrent reader processing including said processor handling an interrupt in dynamic tick timer mode using a reader; and said power and reader status being determined from a power and reader status indicator maintained by said processor that is manipulated when said processor enters or leaves a low-power state, or enters or leaves a reader processing state while in a low-power state. - View Dependent Claims (20)
-
Specification