Flat semiconductor package with half package molding
First Claim
1. A semiconductor package comprising:
- a generally planar die paddle defining multiple peripheral edge segments;
a plurality of first leads segregated into at least two sets which extend along respective ones of at least two peripheral edge segments of the die paddle;
a plurality of second leads which each include first and second downsets formed therein in spaced relation to each other, the second leads being segregated into at least two sets which extend along respective ones of at least two peripheral edge segments of the die paddle;
a plurality of third leads, at least some of which include a downset formed therein, the third leads being segregated into at least two sets which extend along respective ones of at least two peripheral edge segments of the die paddle;
a semiconductor die attached to the die paddle and electrically connected to at least one of each of the first second and third leads; and
a package body defining opposed, generally planar top and bottom surfaces and multiple side surfaces, the package body at least partially encapsulating the first, second and third leads and the semiconductor die such that the first and second downsets of the second leads and the downsets of the third leads are covered by the package body, at least portions of the die paddle and the first and second leads are exposed in and substantially flush with the bottom surface of the package body, and at least portions of the second and third leads are exposed in and substantially flush with the top surface of the package body.
5 Assignments
0 Petitions
Accused Products
Abstract
In accordance with the present invention, there are provided multiple embodiments of a semiconductor package, each embodiment including a uniquely configured leadframe sized and configured to maximize the available number of exposed leads in the semiconductor package. More particularly, each embodiment of the semiconductor package of the present invention includes a generally planar die paddle defining multiple peripheral edge segments and a plurality of leads, the exposed portions of the bottom surfaces of which are segregated into at least two concentric rows. Connected to the top surface of the die paddle is at least one semiconductor die which is electrically connected to at least some of the leads of each row. At least portions of the die paddle, the leads, and the semiconductor die are encapsulated by a package body, the bottom surfaces of the die paddle and the leads of both rows thereof being exposed in a common exterior surface of the package body. In certain embodiments of the present invention, the top surfaces of at least some of leads of the leadframe are also exposed in an exterior surface of the package body.
374 Citations
14 Claims
-
1. A semiconductor package comprising:
-
a generally planar die paddle defining multiple peripheral edge segments; a plurality of first leads segregated into at least two sets which extend along respective ones of at least two peripheral edge segments of the die paddle; a plurality of second leads which each include first and second downsets formed therein in spaced relation to each other, the second leads being segregated into at least two sets which extend along respective ones of at least two peripheral edge segments of the die paddle; a plurality of third leads, at least some of which include a downset formed therein, the third leads being segregated into at least two sets which extend along respective ones of at least two peripheral edge segments of the die paddle; a semiconductor die attached to the die paddle and electrically connected to at least one of each of the first second and third leads; and a package body defining opposed, generally planar top and bottom surfaces and multiple side surfaces, the package body at least partially encapsulating the first, second and third leads and the semiconductor die such that the first and second downsets of the second leads and the downsets of the third leads are covered by the package body, at least portions of the die paddle and the first and second leads are exposed in and substantially flush with the bottom surface of the package body, and at least portions of the second and third leads are exposed in and substantially flush with the top surface of the package body. - View Dependent Claims (2, 3, 4, 5, 6, 7, 8, 9)
-
-
10. A semiconductor package comprising:
-
a die paddle; a plurality of second leads which each include first and second downsets formed therein in spaced relation to each other, the second leads extending along the die paddle; a plurality of third leads, at least some of which include a downset formed therein, the third leads extending along the die paddle; a semiconductor die attached to the die paddle and electrically connected to at least one of each of the first, second and third leads; and a package body defining opposed top and bottom surfaces and multiple side surfaces, the package body at least partially encapsulating the second and third leads and the semiconductor die such that the first and second downsets of the second leads and the downsets of the third leads are covered by the package body, at least portions of the die paddle and the second leads are exposed in the bottom surface of the package body, and at least portions of the second and third leads are exposed in the top surface of the package body. - View Dependent Claims (11, 12, 13)
-
-
14. A semiconductor package comprising:
-
a die paddle; a plurality of second leads which each include first and second downsets formed therein and define a wire bond zone between the first and second downsets, the second leads extending along the die paddle; a plurality of third leads, at least some of which include a downset formed therein, the third leads extending along the die paddle and each defining a wire bond zone between the downset thereof and the die paddle; a semiconductor die attached to the die paddle and electrically connected to at least one of each of the second and third leads; and a package body defining opposed top and bottom surfaces, the package body at least partially encapsulating the second and third leads and the semiconductor die such that the first and second downsets of the second leads and the downsets of the third leads are covered by the package body, at least portions of the die paddle and the second leads are exposed in the bottom surface of the package body, and at least portions of the second and third leads are exposed in the top surface of the package body.
-
Specification