Isolation for non-volatile memory cell array
First Claim
1. A memory device, comprising:
- a plurality of storage regions arranged with storage region intervals,a plurality of conductor lines, andone or more isolations, each isolation adjacent one or more conductor lines and juxtaposed one or more of the storage regions that are dummy storage regions,wherein the storage regions include tunneling gates, and wherein the conductor lines include i) a plurality of first tunneling lines for electrically coupling the tunneling gates and ii) dummy tunneling lines in proximity to the isolations.
4 Assignments
0 Petitions
Accused Products
Abstract
A memory device including a plurality of storage regions arranged with storage region intervals. A plurality of conductor lines are juxtaposed the storage region intervals. One or more isolations are provided, each isolation adjacent one or more conductor lines and juxtaposed one or more of the storage regions that are dummy storage regions. The storage regions are charge storage regions in memory cells and each memory cell further includes a first cell region, a second cell region and a cell channel juxtaposed the charge storage region and located between the first cell region and the second cell region. A first array region and a second array region are separated by a first one of the isolations; each array region includes one or more groups of the memory cells where each memory cell includes one of the storage regions.
133 Citations
23 Claims
-
1. A memory device, comprising:
-
a plurality of storage regions arranged with storage region intervals, a plurality of conductor lines, and one or more isolations, each isolation adjacent one or more conductor lines and juxtaposed one or more of the storage regions that are dummy storage regions, wherein the storage regions include tunneling gates, and wherein the conductor lines include i) a plurality of first tunneling lines for electrically coupling the tunneling gates and ii) dummy tunneling lines in proximity to the isolations. - View Dependent Claims (2, 3, 4, 5, 6, 7, 8, 9, 10)
-
-
11. A memory device, comprising:
-
a plurality of memory cells, each memory cell including a first cell region, a second cell region, a cell channel between the first cell region and the second cell region, and a charge storage region, a plurality of conductor lines, one or more groups of the memory cells and including for each memory cell in a group, a first one of the conductor lines aligned with the first cell region, a second one of the conductor lines aligned with the second cell region, the charge storage region juxtaposed a channel between the first one of the conductor lines and the second one of the conductor lines, and one or more isolation regions, each isolation region juxtaposed one or more charge storage regions for one or more memory cells, each isolation region adjacent one or more conductor lines and juxtaposed one or more of the storage regions that are dummy storage regions, wherein the memory cells include tunneling gates, and wherein the conductor lines include i) a plurality of first tunneling lines for electrically coupling the tunneling gates in array regions and ii) a plurality of second tunneling lines in the isolation regions. - View Dependent Claims (12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22)
-
-
23. A method of arranging a memory device, the method comprising:
-
arranging a plurality of memory cells, each memory cell including a first cell region, a second cell region, a cell channel between the first cell region and the second cell region, and a charge storage region, arranging a plurality of conductor lines, arranging one or more groups of the memory cells and including for each memory cell in a group, arranging a first one of the conductor lines connecting with the first cell region, arranging a second one of the conductor lines connecting with the second cell region, arranging the charge storage region juxtaposed the channel between the first one of the conductor lines and the second one of the conductor lines, and arranging one or more isolation regions, each isolation region juxtaposed one or more charge storage regions for one or more memory cells, each isolation region adjacent one or more conductor lines and juxtaposed one or more of the storage regions that are dummy storage regions providing tunneling gates in the memory cells, wherein the conductor lines include i) a plurality of first tunneling lines for electrically coupling the tunneling gates in array regions and ii) a plurality of second tunneling lines in the isolation regions.
-
Specification