Graphics system with virtual memory pages and non-power of two number of memory elements
First Claim
Patent Images
1. A graphics system, comprising:
- a partitioned graphics memory having a plurality of independently addressable partitions each including at least one dynamic random access memory (DRAM), with a total number of operative DRAMs being a non power of two number, and at least one of said partitions including multiple DRAMs;
a graphics processing unit coupled to said partitioned graphics memory;
an address translation module in said graphics processing unit performing an address translation mapping virtual addresses to physical addresses and determining individual partitions associated with memory accesses for individual units of virtual memory allocation, said address translation module configured to perform a first modulo operation to select an individual partition in said partitioned graphics memory, said address translation module configured to perform a second modulo operation to select an individual DRAM included in said selected partition;
said graphics system performing partition interleaving in which data for an individual unit of virtual memory allocation is assigned to one partition and different individual units of virtual memory allocation are assigned to different partitions;
said graphics system performing a partition swizzling operation to adjust the partition numbers associated with said individual units of virtual memory allocation on particular virtual memory pages to achieve a selected partition interleaving pattern.
1 Assignment
0 Petitions
Accused Products
Abstract
A graphics system utilizes virtual memory pages and has a partitioned graphics memory that includes memory elements. The system supports having an non-power of two number of active memory elements. Additionally, a partition swizzling operation is used to adjust the partition numbers associated with individual units of virtual memory allocation on particular virtual memory pages to achieve a selected partition interleaving pattern.
103 Citations
20 Claims
-
1. A graphics system, comprising:
-
a partitioned graphics memory having a plurality of independently addressable partitions each including at least one dynamic random access memory (DRAM), with a total number of operative DRAMs being a non power of two number, and at least one of said partitions including multiple DRAMs; a graphics processing unit coupled to said partitioned graphics memory; an address translation module in said graphics processing unit performing an address translation mapping virtual addresses to physical addresses and determining individual partitions associated with memory accesses for individual units of virtual memory allocation, said address translation module configured to perform a first modulo operation to select an individual partition in said partitioned graphics memory, said address translation module configured to perform a second modulo operation to select an individual DRAM included in said selected partition; said graphics system performing partition interleaving in which data for an individual unit of virtual memory allocation is assigned to one partition and different individual units of virtual memory allocation are assigned to different partitions; said graphics system performing a partition swizzling operation to adjust the partition numbers associated with said individual units of virtual memory allocation on particular virtual memory pages to achieve a selected partition interleaving pattern. - View Dependent Claims (2, 3, 4, 5, 6, 7, 8, 9, 10)
-
-
11. A graphics system, comprising:
-
a partitioned graphics memory having a plurality of independently addressable partitions each including at least one dynamic random access memory (DRAM), with a total number of operative DRAMs being a non power of two number, and at least one of said partitions including multiple DRAMs; a central processing unit (CPU) utilizing virtual memory addressing in which at least one type of graphics data is represented on virtual pages as virtual tiles having units of virtual memory allocation organized according to a memory format; and a graphics processing unit coupled to said partitioned graphics memory; an address translation module in said graphics processing unit performing an address translation mapping physical addresses to individual partitions and DRAM addresses within partitions, said address translation module being programmable to specify a number of partitions in said partitioned graphics memory, said address translation being based on said specified number of partitions, said address translation module configured to perform a first modulo operation to select an individual partition in said partitioned graphics memory, said address translation module configured to perform a second modulo operation to select an individual DRAM included in said selected partition; said graphics system performing partition interleaving in which data for an individual unit of virtual memory allocation is assigned to one partition and different individual units of virtual memory allocation are assigned to different partitions; said graphics system performing a partition swizzling operation to adjust the partition numbers associated with said individual units of virtual memory allocation on particular virtual memory pages to achieve a selected partition interleaving pattern. - View Dependent Claims (12, 13, 14, 15, 16, 17, 18, 19, 20)
-
Specification