Line driver circuit and method with standby mode of operation
First Claim
1. A driver circuit arrangement, comprising:
- at least one driver circuit, comprisinga first transistor of a first conductivity type having a source coupled to receive a first signal driven between a first potential and a second potential, and including a bulk portion containing the source and a drain of the first transistor;
a second transistor of a second conductivity type having a drain coupled to the drain of the first transistor and a source coupled to a first power supply node that is coupled to receive the first potential;
a third transistor of the second conductivity type having a drain coupled to the drain of the first transistor and a source coupled to the first power supply node; and
a control device comprising a fourth transistor of the first conductivity type having a source coupled to a second power supply node and a drain coupled to the bulk portion of the first transistor, the control device configured to connect the bulk portion of the first transistor to the second power supply in an active mode of operation, and in a standby mode of operation to allow the bulk portion of the first transistor to electrically float and thereby electrically isolate the bulk portion of the first transistor from any direct voltage source.
5 Assignments
0 Petitions
Accused Products
Abstract
A line driver circuit can include an integrated circuit substrate of a first conductivity type having at least a first and a second well of a second conductivity type formed therein. The second well can be coupled to a first power supply node. A first transistor can be formed in the first well having a source coupled to a first input signal node, a drain coupled to a conductive line, and a gate coupled to a second input signal node. A second transistor can have a source coupled to a second power supply node, a drain coupled to the conductive line, and a gate coupled to the second input signal node. A third transistor can be formed in the second well and have a source coupled to the first power supply node, a drain coupled to the first well, and a gate coupled to receive a mode signal.
256 Citations
16 Claims
-
1. A driver circuit arrangement, comprising:
-
at least one driver circuit, comprising a first transistor of a first conductivity type having a source coupled to receive a first signal driven between a first potential and a second potential, and including a bulk portion containing the source and a drain of the first transistor; a second transistor of a second conductivity type having a drain coupled to the drain of the first transistor and a source coupled to a first power supply node that is coupled to receive the first potential; a third transistor of the second conductivity type having a drain coupled to the drain of the first transistor and a source coupled to the first power supply node; and a control device comprising a fourth transistor of the first conductivity type having a source coupled to a second power supply node and a drain coupled to the bulk portion of the first transistor, the control device configured to connect the bulk portion of the first transistor to the second power supply in an active mode of operation, and in a standby mode of operation to allow the bulk portion of the first transistor to electrically float and thereby electrically isolate the bulk portion of the first transistor from any direct voltage source. - View Dependent Claims (2, 3, 4, 5, 6, 7, 8, 9)
-
-
10. A line driver circuit, comprising:
-
an integrated circuit substrate of a first conductivity type having at least a first well and a second well of a second conductivity type formed therein, the second well being coupled to a first power supply node; a first transistor formed in the first well having a source coupled to a first input signal node, a drain coupled to a conductive line, and a gate coupled to a second input signal node; a second transistor having a source coupled to a second power supply node, a drain coupled to the conductive line, and a gate coupled to the second input signal node; a third transistor formed in the second well having a source coupled to the first power supply node, a drain coupled to the first well, and a gate coupled to a mode signal node, the third transistor couples the first well to the first power supply node during an active mode of operation of the line driver circuit in response to the mode signal having a first value and allows the first well to electrically float thereby electrically isolating the first well during a standby mode of operation of the line driver circuit in response to the mode signal having a second value. - View Dependent Claims (11, 12, 13, 14)
-
-
15. A line driver circuit, comprising:
-
an integrated circuit substrate of a first conductivity type having at least a first well and a second well of a second conductivity type formed therein, the second well being coupled to a first power supply node; a first transistor and a second transistor having source-drain paths connected in series between a select signal node and a second power supply node, the source-drain paths having a common connection to a word line, the word line coupled to a plurality of memory cells;
the first transistor formed in the first well including a gate coupled to a line select signal node, the second transistor including a gate coupled to the line select signal node;a third transistor formed in the second well having a source coupled to the first power supply node, a drain coupled to the first well, and a gate coupled to a mode signal node; a fourth transistor having a source drain path coupled between the word line and the second power supply node, and a gate coupled to an inverse select signal node;
wherein;during an active mode of the line driver circuit, the word line is coupled to the select signal node by the first transistor and the third transistor couples the first well to the first power supply node, and during a standby mode of the line driver circuit, the word line is coupled to the second power supply node by the fourth transistor and the mode transistor is turned off to allow the first well to electrically float thereby electrically isolating the first well to reduce gate induced drain leakage through the first well. - View Dependent Claims (16)
-
Specification