×

Logic module including versatile adder for FPGA

  • US 8,085,064 B2
  • Filed: 06/25/2010
  • Issued: 12/27/2011
  • Est. Priority Date: 04/11/2007
  • Status: Active Grant
First Claim
Patent Images

1. A logic module including:

  • N data inputs;

    a carry input;

    a logic output;

    a sum output;

    a carry output;

    a group of 2N configuration memory cells, each configuration memory cell having an output;

    an N-input LUT formed from an N-level tree of 2;

    1 multiplexers, each multiplexer in a level of the tree having multiplexer select inputs coupled together to a unique one of the N data inputs and having first and second multiplexer data inputs and a multiplexer output, the first and second multiplexer data inputs in each level of the tree being connected in a tree structure to multiplexer outputs of the next higher level of the tree, the first and second multiplexer data inputs of each of the multiplexers in the Nth level of the tree being connected to the output of a different one of the configuration memory cells, and the output of the multiplexer in the first level of the tree being coupled to the logic output;

    a tapping multiplexer having at least two data inputs, at least one select input and an output, the data inputs each being coupled to a unique member of the subset of the multiplexer outputs internal to the N-input LUT, two of the at least two data inputs being coupled to multiplexer outputs in different levels of the tree, and the select inputs being coupled to a source of configuration data;

    a carry multiplexer having a first data input coupled to the carry input, a second data input coupled to the output of the tapping multiplexer, a select input coupled to the logic output and an output coupled to the carry output; and

    an XOR gate having a first input coupled to the logic output, a second input coupled to the carry input, and an output coupled to the sum output.

View all claims
  • 3 Assignments
Timeline View
Assignment View
    ×
    ×