Digital-compatible multi-state-sense input
First Claim
Patent Images
1. A method comprising:
- driving a digital input line with a signal, the driven signal alternating between a first state and a second state in accordance with a clock cycle;
sensing one or more values of the digital input line;
determining a state of the digital input line based on the sensed values, wherein determining the state of the digital input line comprises determining that the digital input line is in a third state if the sensed value of the digital input line matches the state of the alternating driven signal for a plurality of clock cycles of the alternating driven signal; and
incrementing a counter, wherein the counter is incremented when the sensed value of the digital input line matches the state of the alternating driven signal for the plurality of clock cycles and determining the state of the digital input line comprises determining that the digital input line is in the third state if the counter reaches a specified value.
4 Assignments
0 Petitions
Accused Products
Abstract
A method and an apparatus are described for sensing of a multi-state signal. An embodiment of a method includes driving a digital input line with a signal, the signal alternating between a first state and a second state. The method further includes sensing one or more values of the digital input line, and determining a state of the digital input line based on the sensed values.
48 Citations
13 Claims
-
1. A method comprising:
-
driving a digital input line with a signal, the driven signal alternating between a first state and a second state in accordance with a clock cycle; sensing one or more values of the digital input line; determining a state of the digital input line based on the sensed values, wherein determining the state of the digital input line comprises determining that the digital input line is in a third state if the sensed value of the digital input line matches the state of the alternating driven signal for a plurality of clock cycles of the alternating driven signal; and incrementing a counter, wherein the counter is incremented when the sensed value of the digital input line matches the state of the alternating driven signal for the plurality of clock cycles and determining the state of the digital input line comprises determining that the digital input line is in the third state if the counter reaches a specified value. - View Dependent Claims (2, 3, 4, 5, 6)
-
-
7. An apparatus comprising:
-
a sensing circuit to sense a digital state for an input line, wherein the input line receives a signal that is one of a high state, a low state, or a non-driven state; a driver to drive a signal on the input line, the driven signal alternating between a high signal and a low signal in accordance with a clock cycle, wherein the input line is deemed to have received a non-driven signal if a state detected on the input line matches the state of the alternating signal driven on the input line by the driver for a plurality of clock cycles of the alternating driven signal; and incrementing a counter, wherein the counter is incremented when the state detected on the input line matches the state of the alternating signal driven on the input line by the driver for the plurality of clock cycles and the input line is deemed to have received the non-driven signal when the counter reaches a specified value. - View Dependent Claims (8, 9, 10)
-
-
11. A sensing device comprising:
-
a component to sense a state for a digital input; a driver coupled with the component, the driver to drive a weak signal on the digital input, wherein the weak signal alternates between a high signal and a low signal in accordance with a clock cycle; a state machine coupled with the component, the state machine to decode a signal on the digital input to one of a plurality of conditions based on the sensed state, wherein the plurality of conditions comprise a low state, a high state, and a high-impedance state, and wherein the state machine decodes the high impedance state if the sensed signal matches the alternating driven signal by the driver for a plurality of clock cycles of the alternating driven signal; and a counter, wherein the counter is incremented when the sensed signal matches the alternating driven signal by the driver for the plurality of clock cycles and the state machine decodes the high impedance state when the counter reaches a specified value. - View Dependent Claims (12, 13)
-
Specification