Semiconductor device including increased capacity leadframe
First Claim
1. A semiconductor package, comprising:
- a generally planar die pad defining multiple peripheral edge segments;
a plurality of first leads disposed in spaced relation to the die pad, each of the first leads defining a land;
a plurality of second leads disposed in spaced relation to the die pad, each of the second leads defining a land;
a plurality of third leads disposed in spaced relation to the die pad;
a semiconductor die attached to the die pad and electrically connected to at least one of each of the first, second and third leads;
a package body defining a generally planar bottom surface and multiple side surfaces, the package body at least partially encapsulating the semiconductor die and the first, second and third leads, the package body including a plurality of openings formed in the bottom surface thereof, each of the openings extending to a respective one of the lands of the first and second leads; and
a plurality of conductive elements disposed within each of the openings, each of the conductive elements being electrically connected to a respective one of the lands and protruding from the bottom surface of the package body, the conductive elements attached to the first leads being separated from corresponding ones of the conductive elements attached to the second leads by at least one groove which is formed in the bottom surface and extends therebetween.
6 Assignments
0 Petitions
Accused Products
Abstract
In accordance with the present invention, there is provided a semiconductor package (e.g., a QFP package) including a uniquely configured leadframe sized and configured to maximize the available number of exposed leads in the semiconductor package. More particularly, the semiconductor package of the present invention includes a generally planar die pad or die paddle defining multiple peripheral edge segments. In addition, the semiconductor package includes a plurality of leads. Some of these leads are provided in two concentric rows or rings which at least partially circumvent the die pad, with other leads including portions which protrude from respective side surfaces of a package body of the semiconductor package. Connected to the top surface of the die pad is at least one semiconductor die which is electrically connected to at least some of the leads. At least portions of the die pad, the leads, and the semiconductor die are encapsulated by the package body.
379 Citations
20 Claims
-
1. A semiconductor package, comprising:
-
a generally planar die pad defining multiple peripheral edge segments; a plurality of first leads disposed in spaced relation to the die pad, each of the first leads defining a land; a plurality of second leads disposed in spaced relation to the die pad, each of the second leads defining a land; a plurality of third leads disposed in spaced relation to the die pad; a semiconductor die attached to the die pad and electrically connected to at least one of each of the first, second and third leads; a package body defining a generally planar bottom surface and multiple side surfaces, the package body at least partially encapsulating the semiconductor die and the first, second and third leads, the package body including a plurality of openings formed in the bottom surface thereof, each of the openings extending to a respective one of the lands of the first and second leads; and a plurality of conductive elements disposed within each of the openings, each of the conductive elements being electrically connected to a respective one of the lands and protruding from the bottom surface of the package body, the conductive elements attached to the first leads being separated from corresponding ones of the conductive elements attached to the second leads by at least one groove which is formed in the bottom surface and extends therebetween. - View Dependent Claims (2, 3, 4, 5, 6, 7, 8, 9)
-
-
10. A semiconductor package, comprising:
-
a generally planar die pad defining multiple peripheral edge segments; a plurality of first leads disposed in spaced relation to the die pad, each of the first leads defining a land; a plurality of second leads disposed in spaced relation to the die pad, each of the second leads defining a land; a plurality of third leads disposed in spaced relation to the die pad; a semiconductor die attached to the die pad and electrically connected to at least one of each of the first, second and third leads; a plurality of conductive elements electrically connected to respective ones of the lands defined by the first and second leads; and a package body defining a generally planar bottom surface and multiple side surfaces, the package body at least partially encapsulating the semiconductor die, the first, second and third leads, and the conductive elements such that the conductive elements protrude from the bottom surface of the package body, and a greater portion of each of the conductive elements is encapsulated by the package body than protrudes from the bottom surface thereof. - View Dependent Claims (11, 12, 13, 14, 15)
-
-
16. A semiconductor package, comprising:
-
a generally planar die pad defining opposed top and bottom surfaces and multiple peripheral edge segments; a plurality of first leads disposed in spaced relation to the die pad, each of the first leads defining a land and a wire bonding region which extends in generally coplanar relation to the top surface of the die pad; a plurality of second leads disposed in spaced relation to the die pad, each of the second leads defining a land and a wire bonding region which extends in generally coplanar relation to the top surface of the die pad; a plurality of third leads disposed in spaced relation to the die pad, each of the third leads defining a wire bonding region which extends in generally coplanar relation to the top surface of the die pad; a semiconductor die attached to the top surface of the die pad and electrically connected to the wire bonding region of at least one of each of the first, second and third leads; and a package body at least partially encapsulating the semiconductor die and the first, second and third leads, the package body including a single recess formed in a generally planar bottom surface defined thereby, each of the lands of the first and second leads and the bottom surface of the die pad being at least partially exposed within the recess. - View Dependent Claims (17, 18, 19, 20)
-
Specification