Enhancing Schottky breakdown voltage (BV) without affecting an integrated MOSFET-Schottky device layout
First Claim
1. A method for manufacturing a semiconductor power device to form an active cell area with a plurality of power transistor cells comprising:
- forming said power transistor cells in said active cell area with separated body regions having gaps between two adjacent power transistors and forming a planar Schottky diode in each of said power transistor cells by depositing a Schottky junction barrier metal covering areas above said gaps between separated body regions for applying a heavy body doped region disposed in said separated body regions surrounding said Schottky diode to adjust a leakage current of said Schottky diode in each of said power transistor cells; and
wherein;
said step of forming said planar Schottky diodes further comprising a step of carrying out a shallow Shannon implant to form a Sharon implant region in said gaps between said separated body regions of two adjacent power transistor cells for adjusting a leakage current of said Schottky diode.
1 Assignment
0 Petitions
Accused Products
Abstract
This invention discloses a semiconductor power device that includes an active cell area having a plurality of power transistor cells. Each of said power transistor cells has a planar Schottky diode that includes a Schottky junction barrier metal covering areas above gaps between separated body regions between two adjacent power transistor cells. The separated body regions further provide a function of adjusting a leakage current of said Schottky diode in each of said power transistor cells. Each of the planar Schottky diodes further includes a Shannon implant region disposed in a gap between the separated body regions of two adjacent power transistor cells for further adjusting a leakage current of said Schottky diode. Each of the power transistor cells further includes heavy body doped regions in the separated body regions next to source regions surrounding said Schottky diode forming a junction barrier Schottky (JBS) pocket region.
1 Citation
2 Claims
-
1. A method for manufacturing a semiconductor power device to form an active cell area with a plurality of power transistor cells comprising:
-
forming said power transistor cells in said active cell area with separated body regions having gaps between two adjacent power transistors and forming a planar Schottky diode in each of said power transistor cells by depositing a Schottky junction barrier metal covering areas above said gaps between separated body regions for applying a heavy body doped region disposed in said separated body regions surrounding said Schottky diode to adjust a leakage current of said Schottky diode in each of said power transistor cells; and
wherein;said step of forming said planar Schottky diodes further comprising a step of carrying out a shallow Shannon implant to form a Sharon implant region in said gaps between said separated body regions of two adjacent power transistor cells for adjusting a leakage current of said Schottky diode.
-
-
2. A method for manufacturing a semiconductor power device to form an active cell area with a plurality of power transistor cells comprising:
-
forming said power transistor cells in said active cell area with separated body regions having gaps between two adjacent power transistors and forming a planar Schottky diode in each of said power transistor cells by depositing a Schottky junction barrier metal covering areas above said gaps between separated body regions for applying a heavy body doped region disposed in said separated body regions surrounding said Schottky diode to adjust a leakage current of said Schottky diode in each of said power transistor cells; and
wherein;said step of forming said planar Schottky diodes further comprising a step of carrying out a counter doped implant for forming a lower and smooth variation of dopant along a vertical direction on a top portion of an epitaxial layer in regions for forming Schottky junction barrier.
-
Specification